

MCP39F511

Power-Monitoring IC with Calculation and Energy Accumulation

Features

- Power Monitoring Accuracy Capable of 0.1% Error Across 4000:1 Dynamic Range
- Built-In Calculations on Fast 16-Bit Processing Core
 - Active, Reactive, Apparent Power
 - True RMS Current, RMS Voltage
 - Line Frequency, Power Factor
- 64-bit Wide Import and Export Active Energy Accumulation Registers
- 64-bit Four Quadrant Reactive Energy Accumulation Registers
- · Signed Active and Reactive Power Outputs
- Dedicated Zero Crossing Detection (ZCD) Pin Output with Less than 100 µS Latency
- Dedicated PWM Output Pin with Programmable Frequency and Duty Cycle
- Automatic Event Pin Control through Fast Voltage Surge Detection Less than 5ms Delay
- 24x Faster than Previous Version 115.2k Baud-Rate Two-Wire Serial Protocol using a 2-Wire Universal Asynchronous Receiver/Transmitter (UART)
- Eight Independent Registers for Minimum and Maximum Output Quantity Tracking
- Fast Calibration Routines and Simplified Command Protocol
- 512 Bytes User-Accessible EEPROM through Page Read/Write Commands
- Low-Drift Internal Voltage Reference, 10 ppm/°C Typical
- 28-lead 5x5 QFN Package
- Extended Temperature Range -40°C to +125°C


Applications

- Power Monitoring for Home Automation
- Industrial Lighting Power Monitoring
- Real-Time Measurement of Input Power for AC/DC Supplies
- Intelligent Power Distribution Units


Description


The MCP39F511 is a highly integrated, complete single-phase power-monitoring IC designed for real-time measurement of input power for AC/DC power supplies, power distribution units, consumer and industrial applications. It includes dual-channel delta-sigma ADCs, a 16-bit calculation engine, EEPROM and a flexible 2-wire interface. An integrated low-drift voltage reference with 10 ppm/°C in addition to 94.5 dB of SINAD performance on each measurement channel allows for better than 0.1% accurate designs across a 4000:1 dynamic range.

Package Types




Functional Block Diagram





MCP39F511 Typical Application – Single Phase, Two-Wire Application Schematic



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

1.1 Specifications

TABLE 1-1: ELECTRICAL CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, all parameters apply at AV_{DD}, DV_{DD} = 2.7 to 3.6 V, T_A = -40°C to +125°C, MCLK = 4 MHz, PGA GAIN = 1.

Characteristic	Sym.	Min.	Тур.	Max.	Units	Test Conditions			
Power Measurement									
Active Power (Note 2)	Р		±0.1		%	4000:1 Dynamic Range on Current Channel (Note 1)			
Reactive Power (Note 2)	Q	_	±0.1	_	%	4000:1 Dynamic Range on Current Channel (Note 1)			
Apparent Power (Note 2)	S	—	±0.1	_	%	4000:1 Dynamic Range on Current Channel (Note 1)			
Current RMS (Note 2)	I _{RMS}		±0.1	_	%	4000:1 Dynamic Range on Current Channel (Note 1)			
Voltage RMS (Note 2)	V _{RMS}		±0.1	_	%	4000:1 Dynamic Range on Voltage Channel (Note 1)			
Power Factor (Note 2)	Φ	_	±0.1	_	%				
Line Frequency (Note 2)	LF	_	±0.1	_	%				

Note 1: Specification by design and characterization; not production tested.

2: Calculated from reading the register values with no averaging, single computation cycle with accumulation interval of 4 line cycles.

- **3**: $V_{IN} = 1V_{PP} = 353 \text{ mV}_{RMS} @ 50/60 \text{ Hz}.$
- 4: Applies to Voltage Sag and Voltage Surge events only.
- 5: Variation applies to internal clock and UART only. All calculated output quantities are temperature compensated to the performance listed in the respective specification.

6: Applies to all gains. Offset and gain errors depend on the PGA gain setting. See Section 2.0 "Typical Performance Curves" for typical performance.

7: N = Value in the Accumulation Interval Parameter register. The default value of this register is 2 or T_{CAL} = 80 ms for 50 Hz line.

Characteristic	Sym.	Min.	Тур.	Max.	Units	Test Conditions
Calibration, Calculation a	and Event Det	ection Times	6			
Auto-Calibration Time	t _{CAL}		2 ^N x (1/f _{LINE})		ms	Note 7
Minimum Time for Voltage Surge/Sag Detection	t _{AC_SASU}		see Section 7.0		ms	Note 4
24-Bit Delta-Sigma ADC I	Performance					
Analog Input Absolute Voltage	V _{IN}	-1	—	+1	V	
Analog Input Leakage Current	A _{IN}	_	1	-	nA	
Differential Input Voltage Range	(I1+ – I1-), (V1+ – V1-)	-600/GAIN	—	+600/GAIN	mV	V _{REF} = 1.2V, proportional to V _{REF}
Offset Error	V _{OS}	-1	—	+1	mV	
Offset Error Drift		—	0.5	_	µV/°C	
Gain Error	GE	-4	—	+4	%	Note 6
Gain Error Drift		_	1		ppm/°C	
Differential Input	Z _{IN}	232	_		kΩ	G = 1
Impedance		142	_		kΩ	G = 2
		72	_	_	kΩ	G = 4
		38	_		kΩ	G = 8
		36	_	_	kΩ	G = 16
		33	_	_	kΩ	G = 32
Signal-to-Noise and Distortion Ratio	SINAD	92	94.5	_	dB	Note 3
Total Harmonic Distortion	THD	_	-106.5	-103	dBc	Note 3
Signal-to-Noise Ratio	SNR	92	95	_	dB	Note 3
Spurious Free Dynamic Range	SFDR	—	111	—	dB	Note 3
Crosstalk	CTALK	_	-122	_	dB	
AC Power Supply Rejection Ratio	AC PSRR	_	-73	_	dB	AV _{DD} and DV _{DD} = 3.3V + 0.6V _{PP} 100 Hz, 120 Hz, 1 kHz
DC Power Supply Rejection Ratio	DC PSRR	—	-73	—	dB	AV_{DD} and DV_{DD} = 3.0 3.6V
DC Common Mode Rejection Ratio	DC CMRR	—	-105	_	dB	V _{CM} varies from -1V to +1V

TABLE 1-1: ELECTRICAL CHARACTERISTICS (CONTINUED)

Note 1: Specification by design and characterization; not production tested.

2: Calculated from reading the register values with no averaging, single computation cycle with accumulation interval of 4 line cycles.

3: V_{IN} = 1V_{PP} = 353 mV_{RMS} @ 50/60 Hz.
4: Applies to Voltage Sag and Voltage Surge events only.

5: Variation applies to internal clock and UART only. All calculated output quantities are temperature compensated to the performance listed in the respective specification.

6: Applies to all gains. Offset and gain errors depend on the PGA gain setting. See Section 2.0 "Typical Performance **Curves**" for typical performance.

7: N = Value in the Accumulation Interval Parameter register. The default value of this register is 2 or T_{CAL} = 80 ms for 50 Hz line.

TABLE 1-1: ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Un MCLK = 4 MHz, PGA GAIN =			•		_D = 2.7 to 3	3.6 V, $T_A = -40^{\circ}C$ to $+125^{\circ}C$,
Characteristic	Sym.	Min.	Тур.	Max.	Units	Test Conditions
10-Bit SAR ADC Perform	ance for Tem	perature Mea	surement			
Resolution	N _R		10	_	bits	
Absolute Input Voltage	V _{IN}	D _{GND} - 0.3	_	D _{GND} + 0.3	V	
Recommended Impedance of Analog Voltage Source	R _{IN}	_	_	2.5	kΩ	
Integral Non-Linearity	I _{NL}	—	±1	±2	LSb	
Differential Non-Linearity	D _{NL}		±1	±1.5	LSb	
Gain Error	G _{ERR}		±1	±3	LSb	
Offset Error	E _{OFF}	—	±1	±2	LSb	
Temperature Measurement Rate		—	f _{LINE} /2 ^N	-	sps	Note 7
Clock and Timings						
UART Baud Rate	UDB	—	115.2	_	kbps	See Section 3.2 for protocol details
Master Clock and Crystal Frequency	f _{MCLK}	-2%	4	+2%	MHz	
Capacitive Loading on OSCO pin	COSC2	—	_	15	pF	When an external clock is used to drive the device
Internal Oscillator Tolerance	f _{INT_OSC}	—	2	—	%	-40 to +85°C only (Note 5)
Internal Voltage Reference	ce			<u>.</u>		
Internal Voltage Reference Tolerance	V _{REF}	-2%	1.2	+2%	V	
Temperature Coefficient	TCV _{REF}	—	10	—	ppm/°C	$T_A = -40^{\circ}C$ to +85°C, $V_{REFEXT} = 0$
Output Impedance	ZOUTV _{REF}	—	2	_	kΩ	
Current, V _{REF}	AI _{DD} V _{REF}		40	_	μA	
Voltage Reference Input				•		
Input Capacitance				10	pF	
Absolute Voltage on V _{REF+} Pin	V _{REF+}	A _{GND} + 1.1V	_	A _{GND} + 1.1V	V	
Power Specifications		·				•
Operating Voltage	AV _{DD} , DV _{DD}	2.7		3.6	V	
DV _{DD} Start Voltage to Ensure Internal Power-On Reset Signal	V _{POR}	D _{GND}	_	0.7	V	

Note 1: Specification by design and characterization; not production tested.

2: Calculated from reading the register values with no averaging, single computation cycle with accumulation interval of 4 line cycles.

3: $V_{IN} = 1V_{PP} = 353 \text{ mV}_{RMS} @ 50/60 \text{ Hz}.$ 4: Applies to Voltage Sag and Voltage Sur

Applies to Voltage Sag and Voltage Surge events only.

Variation applies to internal clock and UART only. All calculated output quantities are temperature compensated to the 5: performance listed in the respective specification.

6: Applies to all gains. Offset and gain errors depend on the PGA gain setting. See Section 2.0 "Typical Performance Curves" for typical performance.

7: N = Value in the Accumulation Interval Parameter register. The default value of this register is 2 or T_{CAL} = 80 ms for 50 Hz line.

TABLE 1-1: ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise indicated, all parameters apply at AV _{DD} , DV _{DD} = 2.7 to 3.6 V, T _A = -40°C to +125°C,	
MCLK = 4 MHz, PGA GAIN = 1.	

MCLK = 4 MHZ, PGA GAIN =	1.	1	-		-	
Characteristic	Sym.	Min.	Тур.	Max.	Units	Test Conditions
DV _{DD} Rise Rate to Ensure Internal Power-On Reset Signal	SDV _{DD}	0.05	_	_	V/ms	0 – 3.3V in 0.1s, 0 – 2.5V in 60 ms
AV _{DD} Start Voltage to Ensure Internal Power-On Reset Signal	V _{POR}	A _{GND}	_	2.1	V	
AV _{DD} Rise Rate to Ensure Internal Power On Reset Signal	SAV _{DD}	0.042	_	_	V/ms	0 – 2.4V in 50 ms
Operating Current	I _{DD}	—	13	—	mA	
Data EEPROM Memory						·
Cell Endurance	EPS	100,000	_		E/W	
Self-Timed Write Cycle Time	T _{IWD}	—	4	_	ms	
Number of Total Write/Erase Cycles Before Refresh	R _{REF}	—	10,000,000	_	E/W	
Characteristic Retention	T _{RETDD}	40	—	_	Years	Provided no other specifications are violated
Supply Current during Programming	I _{DDPD}	—	7	_	mA	

Note 1: Specification by design and characterization; not production tested.

- 2: Calculated from reading the register values with no averaging, single computation cycle with accumulation interval of 4 line cycles.
- **3**: V_{IN} = 1V_{PP} = 353 mV_{RMS} @ 50/60 Hz.
- 4: Applies to Voltage Sag and Voltage Surge events only.
- 5: Variation applies to internal clock and UART only. All calculated output quantities are temperature compensated to the performance listed in the respective specification.
- 6: Applies to all gains. Offset and gain errors depend on the PGA gain setting. See Section 2.0 "Typical Performance Curves" for typical performance.
- 7: N = Value in the Accumulation Interval Parameter register. The default value of this register is 2 or T_{CAL} = 80 ms for 50 Hz line.

TABLE 1-2: SERIAL DC CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, all parameters apply at AV_{DD} , DV_{DD} = 2.7 to 3.6 V, T_{Δ} = -40°C to +125°C, MCLK = 4 MHz

Characteristic	Sym.	Min.	Тур.	Max.	Units	Test Conditions	
High-Level Input Voltage	V _{IH}	0.8 DV _{DD}	_	DV _{DD}	V		
Low-Level Input Voltage	V _{IL}	0		$0.2 \text{DV}_{\text{DD}}$	V		
High-Level Output Voltage	V _{OH}	3	-	-	V	I _{OH} = -3.0 mA, V _{DD} = 3.6V	
Low-Level Output Voltage	V _{OL}			0.4	V	I_{OL} = 4.0 mA, V_{DD} = 3.6V	
Input Leakage Current	ILI			1	μA		
			0.050	0.100	μA	Digital Output pins only (ZCD, PWM, EVENT1, EVENT2)	


TABLE 1-3: TEMPERATURE SPECIFICATIONS

Electrical Specifications: Unless otherwise indicated, all parameters apply at AV _{DD} , DV _{DD} = 2.7 to 3.6V.						
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Temperature Ranges						
Operating Temperature Range	T _A	-40	-	+125	°C	
Storage Temperature Range	T _A	-65	_	+150	°C	
Thermal Package Resistances						
Thermal Resistance, 28LD 5x5 QFN	θ_{JA}	—	36.9		°C/W	

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, AV_{DD} = 3.3V, DV_{DD} = 3.3V, T_A = +25°C, GAIN = 1, V_{IN} = -0.5 dBFS at 60 Hz.








FIGURE 2-4:

Spectral Response.




FIGURE 2-5: THD Histogram.





FIGURE 2-6:

THD vs. Temperature.

MCP39F511

Note: Unless otherwise indicated, AV_{DD} = 3.3V, DV_{DD} = 3.3V, T_A = +25°C, GAIN = 1, V_{IN} = -0.5 dBFS at 60 Hz.








FIGURE 2-8:

SINAD vs. Temperature.




FIGURE 2-9:

Gain Error vs. Temperature.




FIGURE 2-10: Internal Voltage Reference vs. Temperature.

3.0 PIN DESCRIPTION

The description of the pins are listed in Table 3-1.

Symbol	Function
EVENT1	Event 1 Output Pin
NC	No Connect (must be left floating)
NC	No Connect (must be left floating)
UART_RX	UART Communication RX Pin
COMMON _A	Common pin A, to be connected to COMMON _B
OSCI	Oscillator Crystal Connection Pin or External Clock Input Pin
OSCO	Oscillator Crystal Connection Pin
NC	No Connect (must be left floating)
NC	No Connect (must be left floating)
RESET	Reset Pin for Delta Sigma ADCs
AV _{DD}	Analog Power Supply Pin
UART_TX	UART Communication TX Pin
COMMON _B	Common pin B, to be connected to COMMON _A
PWM	Pulse-Width Modulation (PWM) Output Pin
EVENT2	Event 2 Output Pin
11+	Non-Inverting Current Channel Input for 24-bit $\Delta\Sigma$ ADC
l1-	Inverting Current Channel Input for 24-bit $\Delta\Sigma$ ADC
V1-	Inverting Voltage Channel Input for 24-bit $\Delta\Sigma$ ADC
V1+	Non-Inverting Voltage Channel Input for 24-bit $\Delta\Sigma$ ADC
AN_IN	Analog Input for SAR ADC
A _{GND}	Analog Ground Pin, Return Path for internal analog circuitry
ZCD	Zero Crossing Detection Output
REFIN+/OUT	Non-Inverting Voltage Reference Input and Internal Reference Output Pin
D _{GND}	Digital Ground Pin, Return Path for internal digital circuitry
DV _{DD}	Digital Power Supply Pin
MCLR	Master Clear for Device
D _{GND}	Digital Ground Pin, Return Path for internal digital circuitry
DR	Data Ready (must be left floating)
EP	Exposed Thermal Pad (to be connected to D _{GND})
	Symbol EVENT1 NC NC UART_RX COMMONA OSCI OSCO NC NC UART_RX OSCI OSCI UART_TX COMMONB PWM EVENT2 11+ 11- V1- V1+ AN_IN AGND ZCD REFIN+/OUT DGND DV_DD MCLR DR

TABLE 3-1: PIN FUNCTION TABLE

3.1 Event Output Pins (EVENTn)

These digital output pins can be configured to act as output flags based on various internal raise conditions. Control is modified through the Event Configuration register.

3.2 UART Communication Pins (UART_RX, UART_TX)

The MCP39F511 device contains an asynchronous full-duplex UART. The UART communication is 8 bits with Start and Stop bit. See Section 4.3 "UART Settings" for more information.

3.3 Common Pins (COMMON A and B)

The COMMON_A and COMMON_B pins are internal connections for the MCP39F511. These two pins should be connected together in the application.

3.4 Oscillator Pins (OSCI/OSCO)

OSCI and OSCO provide the master clock for the device. Appropriate load capacitance should be connected to these pins for proper operation. An optional 4 MHz crystal can be connected to these pins. If a crystal of external clock source is not detected, the device will clock from the internal 4 MHz oscillator.

3.5 Reset Pin (RESET)

This pin is active-low and places the delta-sigma ADCs, PGA, internal V_{REF} and other blocks associated with the analog front-end in a reset state when pulled low. This input is Schmitt-triggered.

3.6 Analog Power Supply Pin (AV_{DD})

 $\mathrm{AV}_{\mathrm{DD}}$ is the power supply pin for the analog circuitry within the MCP39F511.

This pin requires appropriate bypass capacitors and should be maintained to 2.7V and 3.6V for specified operation. It is recommended to use 0.1 μF ceramic capacitors.

3.7 Pulse Width Modulator (PWM)

This digital output is a dedicated PWM output that can be controlled through the PWM Frequency and PWM Duty Cycle Registers. See **Section 8.0 "Pulse Width modulation (PWM)**" for more information.

3.8 24-Bit Delta Sigma ADC Differential Current Channel Input Pins (I1+/I1-)

I1- and I1+ are the two fully-differential current channel inputs for the Delta-Sigma ADCs.

The linear and specified region of the channels are dependent on the PGA gain. This region corresponds to a differential voltage range of $\pm 600 \text{ mV}_{\text{PEAK}}/\text{GAIN}$ with V_{REF} = 1.2V.

The maximum absolute voltage, with respect to A_{GND} , for each In+/- input pin is ±1V with no distortion and ±6V with no breaking after continuous voltage.

3.9 24-Bit Delta Sigma ADC Differential Voltage Channel Inputs (V1-/V1+)

V1- and V1+ are the two fully-differential voltage channel inputs for the Delta-Sigma ADCs.

The linear and specified region of the channels are dependent on the PGA gain. This region corresponds to a differential voltage range of $\pm 600 \text{ mV}_{\text{PEAK}}$ /GAIN with V_{REF} = 1.2V.

The maximum absolute voltage, with respect to A_{GND} , for each V_N +/- input pin is ±1V with no distortion and ±2V, with no breaking after continuous voltage.

3.10 Analog Input (AN_IN)

This is the input to the analog-to-digital converter that can be used for temperature measurement and compensation. If temperature compensation is required in the application, it is advised to connect the low-power active thermistor ICTM MCP9700A to this pin. If temperature compensation is not required, this can be used as a general purpose analog to digital converter input.

3.11 Analog Ground Pin (A_{GND})

 A_{GND} is the ground connection to internal analog circuitry (ADCs, PGA, voltage reference, POR). If an analog ground pin is available on the PCB, it is recommended that this pin be tied to that plane.

3.12 Zero Crossing Detection (ZCD)

This digital output pin is the output of the zero crossing detection circuit of the IC. The output here will be a logic output with edges that transition at each zero crossing of the voltage channel input. For more information see Section 5.13 "Zero Crossing Detection (ZCD)".

3.13 Non-Inverting Reference Input/Internal Reference Output Pin (REFIN+/OUT)

This pin is the non-inverting side of the differential voltage reference input for the delta sigma ADCs or the internal voltage reference output.

For optimal performance, bypass capacitances should be connected between this pin and A_{GND} at all times, even when the internal voltage reference is used. However, these capacitors are not mandatory to ensure proper operation.

3.14 Digital Ground Connection Pins (D_{GND})

 $\mathsf{D}_{\mathsf{GND}}$ is the ground connection to internal digital circuitry (SINC filters, oscillator, serial interface). If a digital ground plane is available, it is recommended to tie this pin to the digital plane of the PCB. This plane should also reference all other digital circuitry in the system.

3.15 Digital Power Supply Pin (DV_{DD})

 DV_{DD} is the power supply pin for the digital circuitry within the MCP39F511. This pin requires appropriate bypass capacitors and should be maintained between 2.7V and 3.6V for specified operation. It is recommended to use 0.1 μ F ceramic capacitors.

3.16 Data Ready Pin (DR)

The data ready pin indicates if a new delta-sigma A/D conversion result is ready to be processed. This pin is for indication only and should be left floating. After each conversion is finished, a low pulse will take place on the Data Ready pin to indicate the conversion result is ready and an interrupt is generated in the calculation engine (CE). This pulse is synchronous with the line frequency to ensure an integer number of samples for each line cycle.

Note: This pin is internally connected to the IRQ of the calculation engine and should be left floating.

3.17 Exposed Thermal Pad (EP)

This pin is the exposed thermal pad. It must be connected to $\mathsf{D}_{\rm GND}.$

4.0 COMMUNICATION PROTOCOL

The communication protocol for the MCP39F511 device is based on the Simple Sensor Interface (SSI) protocol. This protocol is used for point-to-point communication from a single-host MCU to a single-slave MCP39F511. The protocol supports the ability for multiple devices to be on a single bus, but it is only designed to communicate to one device at a time.

All communication to the device occurs in frames. Each frame consists of a header byte, the number of bytes in the frame, command packet (or command packets) and a checksum. It is important to note that the maximum number of bytes in either a receive or transmit frame is 35.

Note: If a custom communication protocol is desired, please contact a Microchip sales office.




FIGURE 4-1: MCP39F511 Communication Frame.

This approach allows for single, secure transmission from the host processor to the MCP39F511 with either a single command, or multiple commands. No command in a frame is processed until the entire frame is complete and the checksum and number of bytes are validated.

The number of bytes in an individual *command packet* depends on the specific command. For example, to set the instruction pointer, three bytes are needed in the packet: the command byte and two bytes for the address you want to set to the pointer. The first byte in a command packet is always the command byte.

This protocol can also be used to set up transmission from the MCP39F511 on specific registers. A predetermined single-wire transmission frame is defined for one wire interfaces. The Auto-transmit mode can be initiated by setting the SINGLE_WIRE bit in the System Configuration register, allowing for single-wire communication within the application. See **Section 4.8 "Single-Wire Transmission Mode**" for more information on this communication.

4.1 Device Responses

After the reception of a communication frame, the MCP39F511 has three possible responses, which will be returned with or without data, depending on the frame received. These responses are listed here:

- Acknowledge (ACK, 0x06): Frame received with success, commands understood and commands executed with success.
- Negative Acknowledge (NAK, 0x15): Frame received with success, however commands not executed with success, commands not understood or some other error in the command bytes.
- Checksum Fail (CSFAIL, 0x51): Frame received

with success, however the checksum of the frame didn't match the bytes in the frame.


4.2 Checksum

The checksum is generated using simple byte addition and taking the modulus to find the remainder after dividing the sum of the entire frame by 256. This operation is done to obtain an 8-bit checksum. All the bytes of the frame are included in the checksum, including the header byte and number of bytes. If a frame includes multiple command packets, none of the commands will be issued if the frame checksum fails. In this instance, the MCP39F511 will respond with a CSFAIL response of 0x51.

On commands that are requesting data back from the MCP39F511, the frame and checksum are created in the same way, with the header byte becoming an acknowledge (0x06). Communication examples are given in Section 4.5 "Example Communication Frames and MCP39F511 Responses".

4.3 UART Settings

The baud rate is fixed at 115.2 kbps. The UART operates in 8-bit mode, plus one start bit and one stop bit, for a total of 10 bits per byte, as shown in Figure 4-1.



4.4 Command List

The following table is a list of all accepted command bytes for the MCP39F511. There are **10** possible accepted commands for the MCP39F511.

Command #	Command	Command ID	Instruction Parameter	Number of Bytes	Successful Response UART_TX
1	Register Read, N bytes	0x4E	Number of Bytes	2	ACK, Data, Checksum
2	Register Write, N bytes	0x4D	Number of Bytes	1+N	ACK
3	Set Address Pointer	0x41	ADDRESS	3	ACK
4	Save Registers To Flash	0x53		2	ACK
5	Page Read EEPROM	0x42	PAGE	2	ACK, Data, Checksum
6	Page Write EEPROM	0x50	PAGE	18	ACK
7	Bulk Erase EEPROM	0x4F		2	ACK
8	Auto-Calibrate Gain	0x5A			Note 1
9	Auto-Calibrate Reactive Gain	0x7A			Note 1
10	Auto-Calibrate Frequency	0x76			Note 1

TABLE 4-1: MCP39F511 INSTRUCTION SET

Note 1: See Section 9.0, MCP39F511 Calibration for more information on calibration.

4.5 Example Communication Frames and MCP39F511 Responses

Tables 4-2 to 4-11 show exact hexadecimal communication frames as they should be sent to the MCP39F511 from the system MCU. The values here can be used as direct examples for writing your code to communicate to the MCP39F511.

TABLE 4-2: READ READ. N BYTES COMMAND	TABLE 4-2:	READ READ, N BYTES COMMAND
---------------------------------------	------------	----------------------------

Byte #	Value	Description	Response from F511
1	0xA5	Header Byte	
2	0x08	Number of Bytes in Frame	
3	0x41	Command (Set Address Pointer)	
4	0x00	Address High	
5	0x02	Address Low	
6	0x4E	Command (Read N)	
7	0x20	Number of Bytes to Read (32)	
8	0x5E	Checksum	ACK + Number of Bytes (35) + 32 bytes, + Checksum

Note 1: This example read N bytes frame, as it is written here, can be used to poll a subset of the output data, starting at the top, address 0x02, and reading 32 data bytes back or 35 bytes total in the frame.

Byte #	Value	Description	Response from F511		
1	0xA5	Header Byte			
2	0x25	Number of Bytes in Frame			
3	0x41	Command (Set Address Pointer)			
4	0x00	Address High			
5	0x48	Address Low	Address Low		
6	0x4D	Command (Write N Bytes)			
7	0x1C	Number of Bytes to Write (28)	_		
8-36	*Data*	Data Bytes (28 total data bytes)			
37	Checksum	Checksum ACK			

TABLE 4-3: REGISTER WRITE, N- BYTES COMMAND

Note 1: This write N frame, as it is written here, can be used to write the entire set of calibration target data, starting at the top, address 0x7A, and continuing to write until the end of this set of registers, 28 bytes later, register 0x94. Note this is not the calibration registers, but the calibration targets which need to be written prior to issuing the auto-calibration target commands. See Section 9.0 "MCP39F511 Calibration" for more information.

TABLE 4-4: SET ADDRESS POINTER

Byte #	Value	Description	Response from MCP39F511	
1	0xA5	Header Byte		
2	0x06	Number of Bytes in Frame		
3	0x41	Command (Set Address Pointer)		
4	0x00	Address High	s High	
5	0x02	Address Low		
6	0xF8	Checksum	ACK	

Note: The set address pointer command is typically included inside of a frame that includes a read or write command, as shown in Table 4-2 and Table 4-3. There is typically no reason for this command to have its own frame, but is shown here as an example.

TABLE 4-5: SAVE TO FLASH

Byte #	Value	Description	Response from MCP39F511
1	0xA5	Header Byte	
2	0x04	Number of Bytes in Frame	
3	0x53	Command (Save To Flash)	
4	0xFC	Checksum	ACK

TABLE 4-6: PAGE READ EEPROM

Byte #	Value	Description	Response from MCP39F511
1	0xA5	Header Byte	
2	0x05	Number of Bytes in Frame	
3	0x42	Command (Page Read EEPROM)	
4	0x01	Page Number (e.g. 1)	
5	0xF8	Checksum	ACK + EEPROM Page Data + Checksum

Byte #	Value	Response from MCP39F511		
1	0xA5	Header Byte		
2	0x15	Number of Bytes in Frame		
3	0x50	Command (Page Write EEPROM)	EEPROM)	
4	0x01	Page Number (e.g. 1)		
5-20	*Data*	EEPROM Data (16 bytes/Page)		
21	Checksum	Checksum	ACK	

TABLE 4-7: PAGE WRITE EEPROM

TABLE 4-8:BULK ERASE EEPROM

Byte #	Value	Description	Response from MCP39F511
1	0xA5	Header Byte	
2	0x04	Number of Bytes in Frame	
3	0x4F	Command (Bulk Erase EEPROM)	
4	0xF8	Checksum	ACK

TABLE 4-9: AUTO-CALIBRATE GAINS

Byte #	Value	Description	Response from MCP39F511
1	0xA5	Header Byte	
2	0x04	Number of Bytes in Frame	
3	0x5A	Command (Auto-Calibrate Gain)	
4	0x03	Checksum	ACK (or NAK if unable to calibrate), see Section 9.0 "MCP39F511 Calibration" for more information.

TABLE 4-10: AUTO-CALIBRATE REACTIVE GAIN

Byte #	Value	Description	Response from MCP39F511
1	0xA5	Header Byte	
2	0x04	Number of Bytes in Frame	
3	0x7A	Command (Auto-Calibrate Reactive Gain)	
4	0x23	Checksum	ACK (or NAK if unable to calibrate), see Section 9.0 "MCP39F511 Calibration" for more information.

TABLE 4-11: AUTO-CALIBRATE FREQUENCY

Byte #	Value	Description	Response from
1	0xA5	Header Byte	
2	0x04	Number of Bytes in Frame	
3	0x76	Command (Auto-Calibrate Frequency)	
4	0x1F	Checksum	ACK (or NAK if unable to calibrate), see Section 9.0 "MCP39F511 Calibration" for more information.

4.6 Command Descriptions

4.6.1 REGISTER READ, N BIT (0x4E)

The Register Read, N-bit command returns the N bytes that follow whatever the current address pointer is set to. It should typically follow a Set Address Pointer command and can be used in conjunction with other read commands. An acknowledge, data and checksum is the response for this command. The maximum number of bytes that can be read with this command is 32. If there are other read commands within a frame, the maximum number of bytes being read in the frame. With this command, the data is returned LSB first.

4.6.2 REGISTER WRITE, N BIT (0x4D)

The Register Write, N-bit command is followed by N bytes that will be written to whatever the current address pointer is set to. It should typically follow a Set Address Pointer command and can be used in conjunction with other write commands. An acknowledge is the response for this command. The maximum number of bytes that can be written with this command is 32. If there are other write commands within a frame, the maximum number of bytes that can be written is 32 minus the number of bytes being written in the frame. With this command, the data is written LSB first.

4.6.3 SET ADDRESS POINTER (0x41)

This command is used to set the address pointer for all read and write commands. This command is expecting the address pointer as the command parameter in the following two bytes, address high byte followed by address low byte. The address pointer is two bytes in length. If the address pointer is within the acceptable addresses of the device, an acknowledge will be returned.

4.6.4 SAVE REGISTERS TO FLASH (0x53)

The Save Registers To Flash command makes a copy of all the calibration and configuration registers to flash. This includes all R/W registers in the register set. The response to this command is an acknowledge.

4.6.5 PAGE READ EEPROM (0x42)

The Read Page EEPROM command returns 16 bytes of data that are stored in an individual page on the MCP39F511. A more complete description of the memory organization of the EEPROM can be found in **Section 10.0 "EEPROM**". This command is expecting the EEPROM page as the command parameter or the following byte. The response to this command is an acknowledge, 16-bytes of data and CRC checksum.

4.6.6 PAGE WRITE EEPROM (0x50)

The Write Page EEPROM command is expecting 17 additional bytes in the command parameters, which are EEPROM page plus 16 bytes of data. A more complete description of the memory organization of the EEPROM can be found in Section 10.0 "EEPROM" The response to this command is an acknowledge.

4.6.7 BULK ERASE EEPROM (0x4F)

The Bulk Erase EEPROM command will erase the entire EEPROM array and return it to a state of 0xFFFF for each memory location of EEPROM. A more complete description of the memory organization of the EEPROM can be found in Section 10.0 "EEPROM". The response to this command is acknowledge.

4.6.8 AUTO-CALIBRATE GAIN (0x5A)

The Auto-Calibration Gain command initiates the single point calibration that is all that is typically required for the system. This command calibrates the RMS current, RMS voltage and active power based on the target values written in the corresponding registers. See **Section 9.0 "MCP39F511 Calibration"** for more information on device calibration. The response to this command is acknowledge.

4.6.9 AUTO-CALIBRATE REACTIVE POWER GAIN (0X7A)

The Auto-Calibrate Reactive Gain command initiates a single-point calibration to match the measured reactive power to the target reactive power. This is typically done at PF = 0.5. See section Section 9.0 "MCP39F511 Calibration" for more information on device calibration.

4.6.10 AUTO-CALIBRATE FREQUENCY (0x76)

For applications not using an external crystal and running the MCP39F511 off the internal oscillator, a gain calibration to the line frequency indication is required. The Gain Line Frequency (0x00AE) register is set such that the frequency indication matches what is set in the Line Frequency Reference (0x0094) register. See Section 9.0 "MCP39F511 Calibration" for more information on device calibration.

4.7 Notation for Register Types

The following notation has been adopted for describing the various registers used in the MCP39F511:

TABLE 4-12:SHORT-HAND NOTATIONFOR REGISTER TYPES

Notation	Description		
u64	Unsigned, 64-bit register		
u32	Unsigned, 32-bit register		
s32	Signed, 32-bit register		
u16	Unsigned, 16-bit register		
s16	Signed, 16-bit register		
b32	32-bit register containing discrete Boolean bit settings		

4.8 Single-Wire Transmission Mode

In Single-Wire Transmission mode, at the end of each computation cycle, the device automatically transmits a frame of power data. This allows for single-wire communication after the device has been configured.

The single-wire transmission frame consists of 20 bytes: three Header Bytes, one Checksum and 16 bytes of power data (including RMS current, RMS voltage, Active Power, Reactive Power and Line Frequency).

TABLE 4-13: SINGLE-WIRE TRANSMISSION FRAME

#	Byte		
1	HEADERBYTE (0xAB)		
2	HEADERBYTE2 (0xCD)		
3	HEADERBYTE3 (0xEF)		
4	CURRENT RMS – Byte 0		
5	CURRENT RMS – Byte 1		
6	CURRENT RMS – Byte 2		
7	CURRENT RMS – Byte 3		
8	VOLTAGE RMS – Byte 0		
9	VOLTAGE RMS – Byte 1		
10	ACTIVE POWER – Byte 0		
11	ACTIVE POWER – Byte 1		
12	ACTIVE POWER – Byte 2		
13	ACTIVE POWER – Byte 3		
14	REACTIVE POWER – Byte 0		
15	REACTIVE POWER – Byte 1		
16	REACTIVE POWER – Byte 2		
17	REACTIVE POWER – Byte 3		
18	LINE FREQUENCY – Byte 0		
19	LINE FREQUENCY – Byte 1		
20	CHECKSUM		
Note	1: For custom single-wire transmission		

Note 1: For custom single-wire transmission packets, contact a Microchip sales office.

5.0 CALCULATION ENGINE (CE) DESCRIPTION

5.1 Computation Cycle Overview

The MCP39F511 uses a coherent sampling algorithm to phase lock the sampling rate to the line frequency with an integer number of samples per line cycle, and reports all power output quantities at a 2^{N} number of line cycles. This is defined as a computation cycle and is dependent on the line frequency, so any change in the line frequency will change the update rate of the output power quantities.

5.2 Accumulation Interval Parameter

The accumulation interval is defined as an 2^N number of line cycles, where N is the value in the Accumulation Interval Parameter register.

5.3 Raw Voltage and Currents Signal Conditioning

The first set of signal conditioning that occurs inside the MCP39F511 is shown in Figure 5-1. All conditions set in this diagram effect all of the output registers (RMS current, RMS voltage, active power, reactive power, apparent power, etc.). The gain of the PGA, the shutdown and reset status of the 24-bit ADCs are all controlled through the System Configuration register.

For DC applications, offset can be removed by using the DC Offset Current register. To compensate for any external phase error between the current and voltage channels, the Phase Compensation register can be used.

See **Section 9.0 "MCP39F511 Calibration**" for more information on device calibration.





FIGURE 5-1: Channel I1 and V1 Signal Flow.

5.4 RMS Current and RMS Voltage

The MCP39F511 device provides true RMS measurements. The MCP39F511 device has two simultaneous sampling 24-bit A/D converters for the current and voltage measurements. The root mean square calculations are performed on 2^{N} current and voltage samples, where N is defined by the register Accumulation Interval Parameter.

EQUATION 5-1: RMS CURRENT AND VOLTAGE







FIGURE 5-2: RMS Current and Voltage Calculation Signal Flow.

5.5 Power and Energy

The MCP39F511 offers signed power numbers for active and reactive power, import and export registers for active energy, and four quadrant reactive power measurement. For this device, import power or energy

is considered positive (power or energy being consumed by the load), and export power or energy is considered negative (power or energy being delivered by the load). The following figure represents the measurements obtained by the MCP39F511.





The Power Circle and Triangle (S = Apparent, P = Active, Q = Reactive).

5.6 Energy Accumulation

Energy accumulation for all four energy registers (import/export, active/reactive) occurs at the end of each computation cycle, if the energy accumulation has been turned on. See **Section 6.3** on the energy control register. A no-load threshold test is done to make sure the measured energy is not below the no-load threshold, if it is above, the accumulation occurs with a default energy resolution of 1mWs for all of the energy registers.

5.6.1 NO-LOAD THRESHOLD

The no-load threshold is set by modifying the value in the No-Load Threshold register. The unit for this register is power with a default resolution of 0.01W. The default value is 100 or 1.00W. Any power that is below 1W will not be accumulated into any of the energy registers.

5.7 Apparent Power (S)

This 32-bit register is the output register for the final apparent power indication. It is the product of RMS current and RMS voltage as shown in Equation 5-2.

EQUATION 5-2: APPARENT POWER (S)

 $S = I_{RMS} \times V_{RMS}$

For scaling of the apparent power indication, the calculation engine uses the register Apparent Power Divisor. This is described in the following register operations, per Equation 5-3.

EQUATION 5-3: APPARENT POWER (S)

 $S = \frac{CurrentRMS \times VoltageRMS}{10^{ApparentPowerDivisor}}$

5.8 Active Power (P)

The MCP39F511 has two simultaneous sampling A/D converters. For the active power calculation, the instantaneous current and instantaneous voltages are multiplied together to create instantaneous power. This instantaneous power is then converted to active power by averaging or calculating the DC component.

Equation 5-4 controls the number of samples used in this accumulation prior to updating the Active Power output register.

Please note that although this register is unsigned, the direction of the active power (import or export) can be determined by the active power sign bit located in the system status register.

 $P = \frac{1}{2^{N}} \sum_{k=0}^{k=2^{N}-1} V_{k} \times I_{k}$

EQUATION 5-4: ACTIVE POWER

FIGURE 5-4: Active Power Calculation Signal Flow.

5.9 Power Factor (PF)

Power factor is calculated by the ratio of P to S or active power divided by apparent power.

EQUATION 5-5: POWER FACTOR

 $PF = \frac{P}{S}$

The Power Factor Reading is stored in a signed 16-bit register (Power Factor). This register is a signed, 2's complement register with the MSB representing the polarity of the power factor. Positive means inductive load, negative means capacitive load. Each LSB is then equivalent to a weight of 2^{-15} . A maximum register value of 0x7FFF corresponds to a power factor of 1. The minimum register value of 0x8000 corresponds to a power factor of -1.

5.10 Reactive Power (Q)

In the MCP39F511, Reactive Power is calculated using a 90 degree phase shift in the voltage channel. The same accumulation principles apply as with active power where ACCU acts as the accumulator. Any light load or residual power can be removed by using the Offset Reactive Power register. Gain is corrected by the Gain Reactive Power register. The final output is an unsigned 32-bit value located in the Reactive Power register.

Please note that although this register is unsigned, the direction of the power can be determined by the reactive power sign bit in the system status register.




FIGURE 5-5: Reactive Power Calculation Signal Flow.

5.11 10-Bit Analog Input

The least 10 significant bits of the 16-bit Analog Input register contain the output of the 10-bit ADC. The conversion rate of the analog input occurs once every computation cycle.

The Thermistor Voltage can be used for temperature compensation of the calculation engine. See **Section 9.7 "Temperature Compensation**" for more information.




FIGURE 5-6: Using an Analog Out Temperature Sensor for Automatic Temperature Compensation.

5.12 Minimum and Maximum Recordings

The MCP39F511 has the ability to record minimum and maximum outputs and keep them in a total of eight registers (four minimum and four maximum) based on the value of address pointers located in the four registers listed below.

A minimum and maximum test is done after each calculation interval. If the current measurement value of the value directed to by the pointer is smaller or larger than the value in the minimum or maximum register, the record is updated appropriately.

The registers are listed here:

- MinMaxPointer1 → MinimumRecord1, MaximumRecord1
- MinMaxPointer2 → MinimumRecord2, MaximumRecord2
- MinMaxPointer3 → MinimumRecord3, MaximumRecord3
- MinMaxPointer4 → MinmumRecord4, MaximumRecord4

Only the output quantity register addresses can be tracked by the Min/Max pointers. Output quantity registers are defined as those from Voltage RMS to Apparent Power (addresses 0x0006 to 0x001A). All other addresses will be ignored by the calculation engine.

Please note that the 64-bit energy registers can not be tracked through the minimum and maximum recording registers.

5.13 Zero Crossing Detection (ZCD)

The zero crossing detection block generates a logic pulse output on the ZCD pin that is coherent with the zero crossing of the input AC signal present on voltage input pins (V1+, V1-). The ZCD pin can be enabled and disabled by the corresponding bit in the system configuration register. When enabled, this produces a square wave with a frequency that is twice that of the AC signal present on the voltage input. Figure 5-7 represents the signal on the ZCD pin superimposed with the AC signal present on the voltage input in this mode.

A second mode is available that produces a 100 µs pulse at each zero crossing, shown in Figure 5-8. Switching modes is done by setting the corresponding bit in the system configuration register. In addition, either the toggling of this pin, or the pulse, can be inverted. The ZCD Inversion bit is also in the system configuration register.

There are two bits in the System Configuration register that can be used to modify the zero crossing. The zero crossing output can be inverted by setting the inversion bit, or the zero crossing can be a 100 μ s pulse at each zero crossing, by setting the pulse bit.

Note that a low-pass filter is included in the signal path that allows the zero crossing detection circuit to filter out the fundamental frequency. An internal compensation circuit is then used to gain back the phase delay introduced by the low-pass filter resulting in a latency of less than 100 μ s.




FIGURE 5-7: Zero Crossing Detection Operation (Non-Inverted, Non-Pulse).




FIGURE 5-8: Zero Crossing Detection Operation (Non-Inverted, Pulsed).

6.0 **REGISTER DESCRIPTIONS**

6.1 Complete Register Map

The following table describes the registers for the MCP39F511 device.

Address	Register Name	Section Number	Read/ Write	Data Type	Description
Output Re	egisters				
0x0000	Instruction Pointer	6.2	R	u16	Address pointer for read or write commands
0x0002	System Status	6.3	R	b16	System Status Register
0x0004	System Version	6.3	R	u16	System version date code information for MCP39F511, set at the Microchip factory; format YMDD
0x0006	Voltage RMS	5.4	R	u16	RMS Voltage output
0x0008	Line Frequency	9.6	R	u16	Line Frequency output
0x000A	Analog Input Voltage	5.11	R	u16	Output of the 10-bit SAR ADC
0x000C	Power Factor	5.9	R	s16	Power Factor output
0x000E	Current RMS	5.4	R	u32	RMS Current output
0x0012	Active Power (Note 2)	5.8	R	u32	Active Power output
0x0016	Reactive Power (Note 2)	5.10	R	u32	Reactive Power output
0x001A	Apparent Power	5.7	R	u32	Apparent Power output
0x001E	Import Active Energy Coun- ter	5.6	R	u64	Accumulator for Active Energy, Import
0x0026	Export Active Energy Coun- ter	5.6	R	u64	Accumulator for Active Energy, Export
0x002E	Import Reactive Energy Counter	5.6	R	u64	Accumulator for Reactive Energy, Import
0x0036	Export Reactive Energy Counter	5.6	R	u64	Accumulator for Reactive Energy, Export
0x003E	Minimum Record 1	5.12	R	u32	Minimum Value of the Output Quantity Address in Min/Max Pointer 1 Register
0x0042	Minimum Record 2	5.12	R	u32	Minimum Value of the Output Quantity Address in Min/Max Pointer 2 Register
0x0046	Minimum Record 3	5.12	R	u32	Minimum Value of the Output Quantity Address in Min/Max Pointer 3 Register
0x004A	Minimum Record 4	5.12	R	u32	Minimum Value of the Output Quantity Address in Min/Max Pointer 4 Register
0x004E	Maximum Record 1	5.12	R	u32	Maximum Value of the Output Quantity Address in Min/Max Pointer 1 Register
0x0052	Maximum Record 2	5.12	R	u32	Maximum Value of the Output Quantity Address in Min/Max Pointer 2 Register
0x0056	Maximum Record 3	5.12	R	u32	Maximum Value of the Output Quantity Address in Min/Max Pointer 3 Register
0x005A	Maximum Record 4	5.12	R	u32	Maximum Value of the Output Quantity Address in Min/Max Pointer 4 Register

TABLE 6-1: MCP39F511 REGISTER MAP

Note 1: These registers are reserved for EMI filter compensation when necessary for power supply monitoring. They may require specific adjustment depending on PSU parameters, please contact the local Microchip office for further support.

2: The registers are unsigned, however their sign is kept as a separate bit in the System Status Register.

TABLE 6-	1: MCP39F511 REGIST		(CONTI	NUED)	
Address	Register Name	Section Number	Read/ Write	Data Type	Description
Calibratio	n Registers				
0x005E	Calibration Register Delimiter	9.8	R/W	u16	May be used to initiate loading of the default calibration coefficients at start-up
0x0060	Gain Current RMS	9.3	R/W	u16	Gain Calibration Factor for RMS Current
0x0062	Gain Voltage RMS	9.3	R/W	u16	Gain Calibration Factor for RMS Voltage
0x0064	Gain Active Power	9.3	R/W	u16	Gain Calibration Factor for Active Power
0x0066	Gain Reactive Power	9.3	R/W	u16	Gain Calibration Factor for Active Power
0x0068	Offset Current RMS	9.5.1	R/W	s32	Offset Calibration Factor for RMS Current
0x006C	Offset Active Power	9.5.1	R/W	s32	Offset Calibration Factor for Active Power
0x0070	Offset Reactive Power	9.5.1	R/W	s32	Offset Calibration Factor for Active Power
0x0074	DC Offset Current	9.5.2	R/W	s16	Offset Calibration Factor for DC Current
0x0076	Phase Compensation	9.5	R/W	s16	Phase Compensation
0x0078	Apparent Power Divisor	5.7	R/W	u16	Number of Digits for apparent power divisor to match I_{RMS} and V_{RMS} resolution
Design Co	onfiguration Registers				•
0x007A	System Configuration	6.5	R/W	b32	Control for device configuration, including ADC configuration
0x007E	Event Configuration	7.0	R/W	b16	Settings for the Event pins including Relay Control
0x0082	Range	6.6	R/W	b32	Scaling factor for Outputs
0x0086	Calibration Current	9.3.1	R/W	u32	Target Current to be used during single-point calibration
0x008A	Calibration Voltage	9.3.1	R/W	u16	Target Voltage to be used during single-point calibration
0x008C	Calibration Power Active	9.3.1	R/W	u32	Target Active Power to be used during single-point calibration
0x0090	Calibration Power Reactive	9.3.1	R/W	u32	Target Active Power to be used during single-point calibration
0x0094	Line Frequency Reference	9.6.1	R/W	u16	Reference Value for the nominal line frequency
0x0096	Reserved			u32	Reserved
0x009A	Reserved			u32	Reserved
0x009E	Accumulation Interval Parameter	5.10	R/W	u16	N for 2 ^N number of line cycles to be used dur- ing a single computation cycle
0x00A0	Voltage Sag Limit	7.0	R/W	u16	RMS Voltage threshold at which an event flag is recorded
0x00A2	Voltage Surge Limit	7.0	R/W	u16	RMS Voltage threshold at which an event flag is recorded
0x00A4	Over Current Limit	7.0	R/W	u32	RMS Current threshold at which an event flag is recorded
0x00A8	Over Power Limit	7.0	R/W	u32	Active Power Limit at which an event flag is recorded

TABLE 6-1: MCP39F511 REGISTER MAP (CONTINUED)

Note 1: These registers are reserved for EMI filter compensation when necessary for power supply monitoring. They may require specific adjustment depending on PSU parameters, please contact the local Microchip office for further support.

2: The registers are unsigned, however their sign is kept as a separate bit in the System Status Register.

TABLE 6-	E 6-1: MCP39F511 REGISTER MAP (CONTINUED)								
Address	Register Name	Section Number	Read/ Write	Data Type	Description				
EMI Filter	EMI Filter Compensation Registers (Note 1)								
0x00AC	Reserved	_	R	u16	Reserved				
0x00AE	Reserved	—	R	u16	Reserved				
0x00B0	Reserved	—	R	u16	Reserved				
0x00B2	Reserved	_	R	u16	Reserved				
0x00B4	Reserved	_	R	u16	Reserved				
0x00B6	Reserved	—	R	u16	Reserved				
0x00B8	Reserved	_	R	u16	Reserved				
0x00BA	Reserved	_	R	u16	Reserved				
0x00BC	Reserved	—	R	u16	Reserved				
0x00BE	Reserved	_	R	u16	Reserved				
0x00C0	Reserved	—	R	u16	Reserved				
0x00C2	Reserved	—	R	u16	Reserved				
0x00C4	Reserved	_	R	u16	Reserved				
Temperatu	re Compensation Registers								
0x00C6	Temperature Compensation for Frequency	9.7	R/W	u16	Correction factor for compensating the line frequency indication over temperature				
0x00C8	Temperature Compensation for Current	9.7	R/W	u16	Correction factor for compensating the Current RMS indication over temperature				
0x00CA	Temperature Compensation for Power	9.7	R/W	u16	Correction factor for compensating the active power indication over temperature				
0x00CC	Ambient Temperature Reference Voltage	9.7	R/W	u16	Register for storing the reference temperature during calibration				
Control Re	egisters for Peripherals								
0x00CE	PWM Period	8.2	R/W	u16	Input register controlling PWM Period				
0x00D0	PWM Duty Cycle	8.3	R/W	u16	Input register controlling PWM Duty Cycle				
0x00D2	Reserved	_	_	u16	Reserved				
0x00D4	MinMaxPointer1	5.12	R/W	u16	Address Pointer for Min/Max 1 Outputs				
0x00D6	MinMaxPointer2	5.12	R/W	u16	Address Pointer for Min/Max 2 Outputs				
0x00D8	MinMaxPointer3	5.12	R/W	u16	Address Pointer for Min/Max 3 Outputs				
0x00DA	MinMaxPointer4	5.12	R/W	u16	Address Pointer for Min/Max 4 Outputs				
0x00DC	Energy Control	5.6	R/W	u16	Input register for reset/start of Energy Accumulation				
0x00DE	PWM Control	8.1	R/W	u16	Input register for PWM On/Off and other PWM Controls				
0x00E0	No Load Threshold	5.6.1	R/W	u16	No Load Threshold for Energy Counting				
				•					

TABLE 6-1: MCP39F511 REGISTER MAP (CONTINUED)

Note 1: These registers are reserved for EMI filter compensation when necessary for power supply monitoring. They may require specific adjustment depending on PSU parameters, please contact the local Microchip office for further support.

2: The registers are unsigned, however their sign is kept as a separate bit in the System Status Register.

6.2 Address Pointer Register

This unsigned 16-bit register contains the address to which all read and write instructions occur. This register is only written through the Set Address Pointer command and is otherwise outside the writable range of register addresses.

6.3 System Status Register

The System Status register is a read-only register and can be used to detect the various states of pin levels as defined below.

REGISTER 6-1: SYSTEM STATUS REGISTER

6.4 System Version Register

The System Version register is hard-coded by Microchip Technology Inc. and contains calculation engine date code information. The System Version register is a date code in the YMDD format, with year and month in hex, day in decimal (e.g. 0xF316 = 2015, Feb. 16th).

U-0	U-0	U-0	U-0	R-x	R-x	U-0	U-0
_	_	_		EVENT2	EVENT1	—	_
bit 15							bit 8
U-0	U-0	R-x	R-x	R-x	R-x	R-x	R-x
		SIGN_PR	SIGN_PA	OVERPOW	OVERCUR	VSURGE	VSAG
bit 7							bit 0
Legend:							
R = Readat	ole bit	W = Writable b	oit	U = Unimplen	nented bit, read	as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own
bit 15-12	Unimplement	ted: Read as 'o'					
bit 11	EVENT2: Stat	te of Event2 Det	ection algorit	nm. This bit is la	atched and mus	t be cleared.	
	1 = Event 2 ha						
		as not occurred					
bit 10	EVENT1: Stat 1 = Event 1 ha	te of Event1 Det	ection algorit	nm. This bit is la	atched and mus	t be cleared.	
		as not occurred					
bit 9-8	Unimplement	ted: Read as 'o'					
bit 7-6	Unimplement	ted: Read as 'o'					
bit 5	SIGN_PR: Sig	gn of Reactive P	ower				
		Power is positive					
L:1 4		Power is negativ	•	•			
bit 4		gn of Active Pow wer is positive (i					
		wer is negative (
bit 3	OVERPOW: S	State of Over Po	wer detection	algorithm			
		er threshold has		-			
		er threshold has					
bit 2		State of the Over ent threshold ha		-			
		ent threshold ha					
bit 1					s bit is latched a	ind must be clea	red.
		eshold has been		0			
	0	eshold has not b					
bit 0		of Voltage Sag E	-	orithm. This bit i	is latched and m	ust be cleared.	
		hold has been b hold has not bee					

6.5 System Configuration

The System Configuration register contains bits for the following control:

- · PGA setting
- ADC Reset State
- ADC Shutdown State
- Voltage Reference Trim
- · Single Wire Auto-Transmission

These options are described in the following sections.

6.5.1 PROGRAMMABLE GAIN AMPLIFIERS (PGA)

The two Programmable Gain Amplifiers (PGAs) reside at the front-end of each 24-bit Delta-Sigma ADC. They have two functions:

- Translate the common-mode of the input from
- A_{GND} to an internal level between A_{GND} and A_{VDD} • Amplify the input differential signal

The translation of the common mode does not change the differential signal but enters the common-mode so that the input signal can be properly amplified.

The PGA block can be used to amplify very low signals, but the differential input range of the delta-sigma modulator must not be exceeded. The PGA is controlled by the PGA_CHn<2:0> bits in Register 6-2 the System Configuration register. Table 6-2 represents the gain settings for the PGAs.

TABLE 6-2: PGA CONFIGURATION SETTING (Note 1)

Gain PGA_CHn<2:0>		Gain (V/V)	Gain (dB)	V _{IN} Range (V)	
0	0	0	1	0	±0.5
0	0	1	2	6	±0.25
0	1	0	4	12	±0.125
0	1	1	8	18	±0.0625
1	0	0	16	24	±0.03125
1	0	1	32	30	±0.015625

Note 1: The two undefined settings (110, 111) are G = 1.

6.5.2 24-BIT ADC RESET MODE (SOFT RESET MODE)

24-bit ADC Reset mode (also called Soft Reset) can only be entered through setting high the RESET<1:0> bits in the System Configuration register. This mode is defined as the condition where the converters are active but their output is forced to '0'.

6.5.3 ADC SHUTDOWN MODE

ADC Shutdown mode is defined as a state where the converters and their biases are off, consuming only leakage current. When the Shutdown bit is reset to '0', the analog biases will be enabled, as well as the clock and the digital circuitry.

Each converter can be placed in Shutdown mode independently. This mode is only available through programming of the SHUTDOWN<1:0> bits in the System Configuration register.

6.5.4 V_{REF} TEMPERATURE COMPENSATION

If desired, the user can calibrate out the temperature drift for ultra-low $V_{\mbox{\scriptsize REF}}$ drift.

The internal voltage reference comprises a proprietary circuit and algorithm to compensate first order and second order temperature coefficients. The compensation allows very low temperature coefficients (typically 10 ppm/°C) on the entire range of temperatures from -40°C to +125°C. This temperature coefficient varies from part to part.

The temperature coefficient can be adjusted on each part through the System Configuration register (0x0042). The default value of this register is set to 0x42. The typical variation of the temperature coefficient of the internal voltage reference, with respect to VREFCAL register code, is shown in Figure 6-1.




FIGURE 6-1: V_{REF} Tempco vs. VREFCAL Trimcode Chart.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
_	_		PGA_CH1<2:0	>	PC	GA_CH0<2:0>	
oit 31							bit 24
R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0
R/W-U	R/W-1	K/W-U		REFCAL<7:0>	R/W-0	R/W-1	R/W-0
bit 23			v				bit 16
U-0	U-0	U-0	R/W	R/W	R/W	U-0	R/W-0
_		—	ZCD_INV	ZCD_PULS	ZCD_OUTPUT_DIS	—	SINGLE_WIRE
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
TEMPCOMP		T<1:0>	1)WN<1:0>	VREFEXT	_	_
bit 7	1.202		5.10100				bit (
Legend:							
R = Readat	ole bit	W = Writable	e bit	U = Unimple	emented bit, read as	0'	
-n = Value a	at POR	'1' = Bit is se	et	'0' = Bit is cl	eared	x = Bit is unk	nown
bit 26-24	101 = Gain 100 = Gain 011 = Gain 001 = Gain 000 = Gain PGA_CH0 - 111 = Rese 101 = Rese 101 = Gain 011 = Gain 010 = Gain 001 = Gain	is 16 is 8 is 2 is 1 (DEFAU) <2:0>: PGA S rved (Gain = rved (Gain = is 32 is 16 is 8 (Default) is 4	L T) Setting for Char 1) 1)	nnel 0			
bit 23-16			oltage referen npensation" f		e coefficient register escription)	value (See <mark>S</mark>	ection 6.5.4
bit 15-13		ented: Read a					
bit 12	1 = ZCD is i		Detection Out	put Inverse			
bit 11	1 = ZCD ou	tput is 100us		o crossings	s (DEFAULT)		
bit 10	 1 = ZCD output is 100us pulses on zero crossings 0 = ZCD Output changes logic state on zero crossings (DEFAULT) ZCD_OUTPUT_DIS: Disable the Zero Crossing output pin 1 = ZCD output is disabled 0 = ZCD output is enabled (Default) 						

REGISTER 6-2: SYSTEM CONFIGURATION REGISTER

REGISTER 6-2: SYSTEM CONFIGURATION REGISTER (CONTINUED)

bit 9	Unimplemented: Read as '0'
bit 8	SINGLE_WIRE: single wire enable bit 1 = Single Wire transmission is enabled 0 = Single Wire transmission is disabled (DEFAULT)
bit 7	TEMPCOMP: temperaure compensation enable bit 1 = Temperature compensation is enabled 0 = Temperature compensation is disabled (DEFAULT)
bit 6-5	RESET <1:0>: Reset mode setting for ADCs 11 = Both I1 and V1 are in Reset mode 10 = V1 ADC is in Reset mode 01 = I1 ADC is in Reset mode 00 = Neither ADC is in Reset mode (DEFAULT)
bit 4-3	SHUTDOWN <1:0>: Shutdown mode setting for ADCs 11 = Both I1 and V1 are in Shutdown 10 = V1 ADC is in Shutdown 01 = I1 ADC is in Shutdown 00 = Neither ADC is in Shutdown (DEFAULT)
bit 2	VREFEXT: Internal Voltage Reference Shutdown Control 1 = Internal Voltage Reference Disabled 0 = Internal Voltage Reference Enabled (DEFAULT)
bit 1-0	Unimplemented: Read as '0'

REGISTER 6-3: ENERGY ACCUMULATION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	ENRG_CNTRL
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bits 15-1 Unimplemented: Read as '0'

bit 0

ENRG_CNTRL: Energy Accumulation Control bit

1 = Energy is on and all registers are accumulating

0 = Energy accumulation is turned off and all energy accumulation registers are reset to 0 (DEFAULT)

6.6 Range Register

The Range register is a 32-bit register that contains the number of right bit shifts for the following outputs, divided into separate bytes defined below:

- RMS Current
- RMS Voltage
- Power (Active, Reactive, Apparent)

Note that the power range byte operates across both the active and reactive output registers and sets the same scale.

REGISTER 6-4: RANGE REGISTER

The purpose of this register is two-fold: the number of right bit shifting (division by 2^{RANGE}) must be high enough to prevent overflow in the output register, and low enough to allow for the desired output resolution. It is the user's responsibility to set this register correctly to ensure proper output operation for a given meter design.

For further information and example usage, see Section 9.3 "Single Point Gain Calibrations at Unity Power Factor)".

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 31							bit 24
R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-1	R/W-1
			POW	ER<7:0>			
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0
			CURR	ENT<7:0>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-1	R/W-0
			VOLTA	AGE<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writabl		W = Writable b	bit	U = Unimpler	nented bit, rea	, read as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown

bit 32-24 Unimplemented: Read as '0'

bit 23-16 **POWER<7:0>:** Sets the number of right bit shifts for the Active and Reactive Power output registers

bit 15-8 CURRENT<7:0>: Sets the number of right bit shifts for the Current RMS output register

bit 7-0 VOLTAGE<7:0>: Sets the number of right bit shifts for the Voltage RMS output register

7.0 EVENT OUTPUT PINS/EVENT CONFIGURATION REGISTER

7.1 Event Pins

The MCP39F511 device has two event pins that can be configured in three possible configurations. These configurations are:

- 1. No event is mapped to the pin
- 2. Voltage Surge, Voltage Sag, Over Current, or Over Power event is mapped to the pin. More than one event can be mapped to the same pin.
- 3. Manual control of two pins, independently


These three configurations allow for the control of external interrupts or hardware that is dependent on the measured power, current or voltage. The event configuration register below describes how these events and pins can be configured.

7.2 Voltage Sag and Voltage Surge Detection

The event alarms for Voltage Sag and Voltage Surge work differently compared to the Over Current and Over Power events, which are tested against every computation cycle. These two event alarms are designed to provide a much faster interrupt if the condition occurs. Note that neither of these two events have a respective Hold register associated with them, since the detection time is less than one line cycle.

The calculation engine keeps track of a trailing mean square of the input voltage, as defined by the following equation:

EQUATION 7-1:



Therefore, at each data ready occurrence, the value of V_{SA} is compared to the programmable threshold set in the Voltage Sag Limit register and Voltage Surge Limit register to determine if a flag should be set. If either of these events are masked to either the Event1 or Event2 pin, a logic-high interrupt will be given on these pins.

The sag or surge events can be used to quickly determine if a power failure has occurred in the system.

REGISTER 7-1: EVENT CONFIGURATION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	_	_	_	—	—	—	_		
bit 31							bit 24		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
OVERPOW PIN	OVERCUR_PIN	VSURGE_PIN	VSAG_PIN	OVERPOW_PIN	OVERCUR_PIN	VSURGE_PIN	VSAG_PIN		
bit 23			10,10_1						
U-0	U-0	U-0	U-0	R/W	R/W	R/W-0	bit 10 R/W-0		
—	—	_	—	OVERCUR_CL	OVERPOW_CL	VSUR_CL	VSAG_CL		
bit 15				•			bita		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
VSUR_LA	VSAG_LA	OVERPOW LA	OVERCUR LA	VSUR_TST	VSAG_TST	OVERPOW_TST	OVERCUR_TST		
bit 7	V0/10_E/1			VOOR_TOT	10/10_101		bit (
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplem	ented bit, read a	as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkn	own		
bit 22 bit 21	1 = Event map 0 = Event not VSURGE_PIN 1 = Event map	oped to Event2 mapped to a p	pin only in (Default) n for the Voltag pin only	er Current event ge Surge event					
bit 20	VSAG_PIN: P 1 = Event map	Pin Operation for oped to Event2 mapped to a pi	r the Voltage S pin only	Sag event					
bit 19	1 = Event map	PIN: Pin Operatoped to Event1 mapped to a p	pin only	er Power event					
bit 18	OVERCUR_PIN: Pin Operation for the Over Current event 1 = Event mapped to Event1 pin only 0 = Event not mapped to a pin (Default)								
bit 17	VSURGE_PIN: Pin Operation for the Voltage Surge event 1 = Event mapped to Event1 pin only 0 = Event not mapped to a pin (Default)								
bit 16	VSAG_PIN: P 1 = Event map	Pin Operation for oped to Event1 mapped to a p	r the Voltage S pin only	Sag event					
bit 15		NU: Manual Co		ent2 pin					

- 1 = Pin is logic high 0 = Pin is logic low **(Default)**
- bit 14 EVENT1_MANU: Manual Control of the Event1 pin 1 = Pin is logic high
 - 0 = Pin is logic low (Default)
- bits 15-12 Unimplemented: Read as '0'

REGISTER 7-1: EVENT CONFIGURATION REGISTER (CONTINUED)

bit 11	OVERCUR_CL: Reset or clear bit for the Over Current event 1 = Event is cleared 0 = Event is not cleared (Default)
bit 10	OVERPOW_CL: Reset or clear bit for the Over Power event 1 = Event is cleared 0 = Event is not cleared (Default)
bit 9	VSUR_CL: Reset or clear bit for the Voltage Surge event 1 = Event is cleared 0 = Event is not cleared (Default)
bit 8	VSAG_CL: Reset or clear bit for the Voltage Sag event 1 = Event is cleared 0 = Event is not cleared (Default)
bit 7	VSUR_LA: Latching control of the Voltage Surge event 1 = Event is latched and needs to be cleared 0 = Event does not latch
bit 6	VSAG_LA: Latching control of the Voltage Sag event 1 = Event is latched and needs to be cleared 0 = Event does not latch
bit 5	OVERPOW_LA: Latching control of the Over Power event 1 = Event is latched and needs to be cleared 0 = Event does not latch
bit 4	OVERCUR_LA: Latching control of the Over Current event 1 = Event is latched and needs to be cleared 0 = Event does not latch
bit 3	VSUR_TST: Test control of the Voltage Surge event 1 = Simulated event is turned on 0 = Simulated Event is turned off
bit 2	VSAG_TST: Test control of the Voltage Sag event 1 = Simulated event is turned on 0 = Simulated Event is turned off
bit 1	OVERPOW_TST: Test control of the Over Power event 1 = Simulated Event is turned on 0 = Simulated Event is turned off
bit 0	OVERCUR_TST: Test control of the Over Current event 1 = Simulated Event is turned on 0 = Simulated Event is turned off
Note:	Writing a 1 to the clear bit clears the event, either real or simulated through te

Note: Writing a 1 to the clear bit clears the event, either real or simulated through test bits, and then returns to a state of 0.

8.0 PULSE WIDTH MODULATION (PWM)

8.1 Overview

The PWM output pin gives up to a 10-bit resolution of a pulse width modulated signal. The PWM output is controlled by an internal timer inside the MCP39F511, F_{TIMER} described in this section, with a base frequency of 16 MHz. The base period is defined as P_{TIMER} and is 1/(16 MHz). This 16 MHz time base is fixed due to the 4 MHz internal oscillator or 4 MHz external crystal.

The output of the PWM is active only when the PWM Control register has a value of 0x0001. The PWM output is turned off when the register has a value of 0x0000.

The PWM output (Figure 8-2) has a time-base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).


There are two registers that control the PWM output, PWM Period and PWM Duty Cycle.


The 8-bit PWM Period is controlled by a 16-bit register that contains the period bits and also the prescaler bits. The PWM Period bits are the most significant eight bits

in the register, and the prescaler value is represented by the least two significant bits. These two values together create the PWM Period; see Figure 8-1.

The 10-bit PWM Duty Cycle is controlled by a 16-bit register where the most eight significant bits are the 8 MSB and the 2 LSB, corresponding to the 2 LSBs of the 10-bit value.

An example of the register's values are shown here with 255 for PWM Frequency (8-bit value) and 1023 for the Duty cycle (10-bit value), prescaler set to divide by 16 (1:1).







8.2 PWM Period

The PWM period is specified by writing the PWM Period bits of the PWM Period register. The PWM period can be calculated using the following formula:

Equation 8-1:

 $PWM Period = [(PWM_Frequency) + 1] \times 2 \times P_{TIMER} \times (Prescale Value)$

The PWM Period is defined as 1/[PWM period]. When P_{TIMER} is equal to PWM Period, the following three events occur on the next increment cycle:

· The PWM timer is cleared

• The PWM pin is set (Exception: If the PWM Duty Cycle = 0%, the PWM pin will not be set.)

8.3 PWM Duty Cycle

The PWM duty cycle is specified by writing to the PWM Duty Cycle register. Up to 10-bit resolution is available. The PWM Duty Cycle register contains the eight MSbs and the two LSbs. The following equations are used to calculate the PWM duty cycle as a percentage or as time:


EQUATION 8-1:

PWM Duty Cycle (%) = (PWM_DUTY CYCLE>)/(4 × PWM_FREQUENCY) PWM Duty Cycle (time in s) = (PWM_DUTY_CYCLE) × PWM_TIMER_PERIOD/2 × (Prescale Value)

PWM_Duty Cycle can be written to at any time, but the duty cycle value is not latched until after a period is complete.

The PWM registers and a two-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitch-less PWM operation.

The maximum PWM resolution (bits) for a given PWM frequency is shown in Equation 8-2.



$$PWM \text{ Resolution (max)} = \frac{log\left(\frac{2 \cdot F_{TIMER}}{F_{PWM}}\right)}{log(2)} bits$$

Note: If the PWM duty cycle value is longer than the PWM period, the PWM pin will not be cleared.

TABLE 8-2:EXAMPLE PWM FREQUENCIES AND RESOLUTIONSWITH PWM_TIMER_FREQ = 16 MHz (DEFAULT)

PWM Frequency	1.95 kHz	31 kHz	62 kHz	2.67 MHz	4 MHz	8 MHz
Timer Prescaler	16	1	1	1	1	1
PWM Frequency Value	FFh	FFh	7Fh	3Fh	02h	01h
Maximum Resolution (bits)	10	10	9	4	3	2

MCP39F511

REGISTER 8-1: PWM PERIOD REGISTER

R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1					
	PWM_P<7:0>											
bit 15							bit 8					
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0					
—	—	—	—	—	—	PRE	<1:0>					
bit 7							bit 0					
Legend:												

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 **PWM_P<7:0>:** 8-bit PWM period value

bit 7-2 Unimplemented: Read as '0'

bit 1-0 **PRE<1:0>:** PWM Prescaler 11 = Unused 10 = 1:16 01 = 1:4 00 = 1:1 (Default)

REGISTER 8-2: PWM DUTY CYCLE REGISTER

R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DUTY	<9:2>			
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	DUTY	/<1:0>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 DUTY<9:2>: Upper 8 bits of 10-bit duty cycle value

bit 7-2 Unimplemented: Read as '0'

bit 1-0 DUTY<1:0>: Lower 2 bits of 10-bit duty cycle value

MCP39F511

REGISTER 8-3: PWM CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	_	—	—			—	PWM_CNTRL
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unki	nown

bits 15-1 Unimplemented: Read as '0'

bit 0

PWM_CNTRL: PWM Control

1 = PWM is turned on

0 = PWM is turned off (DEFAULT)

9.0 MCP39F511 CALIBRATION

9.1 Overview

Calibration compensates for ADC gain error, component tolerances and overall noise in the system. The device provides an on-chip calibration algorithm that allows simple system calibration to be performed quickly. The excellent analog performance of the A/D converters on the MCP39F511 allow for a single point calibration and a single calibration command to achieve accurate measurements.

Calibration can be done by either using the predefined auto-calibration commands, or by writing directly to the calibration registers. If additional calibration points are required (AC offset, Phase Compensation, DC offset), the corresponding calibration registers are available to the user and will be described separately in this section.

9.2 Calibration Order

The proper steps for calibration need to be maintained.

If the device has an external temperature sensor attached, temperature calibration should be done first by reading the value from the Thermistor Voltage register and copying the value by writing to the Ambient Temperature Reference Voltage register.

If the device runs on the internal oscillator, the line frequency must be calibrated next using the Auto-Calibration Frequency command.

The single point gain calibration at unity power factor should be performed next.

If non-unity displacement power factor measurements are a concern, then the next step should be phase calibration, followed by reactive power gain calibration.

To summarize the order of calibration:

- 1. Temperature Calibration (optional)
- 2. Line Frequency Calibration (optional)
- 3. Gain Calibration at PF = 1
- 4. Phase Calibration at $PF \neq 1$ (optional)
- 5. Reactive Gain Calibration at $PF \neq 1$ (optional)

9.3 Single Point Gain Calibrations at Unity Power Factor)

When using the device in AC mode with the high-pass filters turned on, most offset errors are removed and only a single point gain calibration is required.

Setting the gain registers to properly produce the desired outputs can be done manually by writing to the appropriate register. The alternative method is to use the auto-calibration commands described in this section.

9.3.1 USING THE Auto-Calibration Gain COMMAND

By applying stable reference voltages and currents that are equivalent to the values that reside in the target Calibration Current, Calibration Voltage and Calibration Active Power registers, the Auto-Calibration Gain command can then be issued to the device.

After a successful calibration (response = ACK), a Save Registers to Flash command can then be issued to save the calibration constants calculated by the device.

The following registers are set when the Auto-Calibration Gain command is issued:

- · Gain Current RMS
- · Gain Voltage RMS
- · Gain Active Power

When this command is issued, the MCP39F511 attempts to match the expected values to the measured values for all three output quantities by changing the gain register based on the following formula:

EQUATION 9-1:

 $GAIN_{NEW} = GAIN_{OLD} \bullet \frac{Expected}{Measured}$

The same formula applies for voltage RMS, current RMS and active power. Since the gain registers for all three quantities are 16-bit numbers, the ratio of the expected value to the measured value (which can be modified by changing the Range register) and the previous gain must be such that the equation yields a valid number. Here the limits are set to be from 25,000 to 65,535. A new gain within this range for all three limits will return an ACK for a successful calibration, otherwise the command returns a NAK for a failed calibration attempt.

It is the user's responsibility to ensure that the proper range settings, PGA settings and hardware design settings are correct to allow for successful calibration using this command.

9.3.2 EXAMPLE OF RANGE SELECTION FOR VALID CALIBRATION

In this example, a user applies a calibration current of 1A to an uncalibrated system. The indicated value in the Current RMS register is 2300 with the system's specific shunt value, PGA gain, etc. The user expects to see a value of 1000 in the Current RMS register when 1A current is applied, meaning 1.000A with 1 mA resolution. Other given values are:

- The existing value for Gain Current RMS is 33480
- The existing value for Range is 12

By using Equation 9-1, the calculation for $\mathsf{Gain}_{\mathsf{NEW}}$ yields:

EQUATION 9-2:

$$GAIN_{NEW} = GAIN_{OLD} \times \frac{Expected}{Measured} = 33480 \times \frac{1000}{2300} = 14556$$

14556 < 25,000

When using the Auto-Calibration Gain command, the result would be a failed calibration or a NAK returned form the MCP39F511, because the resulting Gain_{NEW} is less than 20,000.

The solution is to use the Range register to bring the measured value closer to the expected value, such that a new gain value can be calculated within the limits specified above.

The Range register specifies the number of right-bit shifts (equivalent to divisions by 2) after the multiplication with the Gain Current RMS register. Refer to **Section 5.0** "Calculation Engine (CE) **Description**" for information on the Range register.

Incrementing the Range register by 1 unit, an additional right-bit shift or \div 2 is included in the calculation. Increasing the current range from 12 to 13 yields the new measured Current RMS register value of 2300/2 = 1150. The expected (1000) and measured (1150) are much closer now, so the expected new gain should be within the limits:

EQUATION 9-3:

$$GAIN_{NEW} = GAIN_{OLD} \times \frac{Expected}{Measured} = 33480 \times \frac{1000}{1150} = 29113$$


25,000 < 29113 < 65535

The resulting new gain is within the limits and the device successfully calibrates Current RMS and returns an ACK.

It can be observed that the range can be set to 14 and the resulting new gain will still be within limits (Gain_{NEW} = 58226). However, since this gain value is close to the limit of the 16-bit Gain register, variations from system to system (component tolerances, etc.) might create a scenario where the calibration is not successful on some units and there would be a yield issue. The best approach is to choose a range value that places the new gain in the middle of the bounds of the gain registers described above.

In a second example, when applying 1A, the user expects an output of 1.0000A with 0.1 mA resolution. The example is starting with the same initial values:

EQUATION 9-4:



The Gain_{NEW} is much larger than the 16-bit limit of 65535, so fewer right-bit shifts must be introduced to get the measured value closer to the expected value. The user needs to compute the number of bit shifts that will give a value lower than 65535. To estimate this number:

EQUATION 9-5:

$$\frac{145565}{65535} = 2.2$$

2.2 rounds to the closest integer value of 2. The range value changes to 12 - 2 = 10; there are 2 less right-bit shifts.

The new measured value will be $2300 \times 2^2 = 9200$.

EQUATION 9-6:

$$GAIN_{NEW} = GAIN_{OLD} \times \frac{Expected}{Measured} = 33480 \times \frac{10000}{9200} = 36391$$

25,000 < 36391 < 65535

The resulting new gain is within the limits and the device successfully calibrates Current RMS and returns an ACK.

9.4 Calibrating the Phase Compensation Register

Phase compensation is provided to adjust for any phase delay between the current and voltage path. This procedure requires sinusoidal current and voltage waveforms, with a significant phase shift between them, and significant amplitudes. The recommended displacement power factor for calibration is 0.5. The procedure for calculating the phase compensation register is as follows:

 Determine what the difference is between the angle corresponding to the measured power factor (PF_{MEAS}) and the angle corresponding to the expected power factor (PF_{EXP}), in degrees.

EQUATION 9-7:

$$PF_{MEAS} = \frac{Value \text{ in PowerFactor Register}}{32768}$$
$$ANGLE_{MEAS}(\circ) = acos(PF_{MEAS}) \times \frac{180}{\Pi}$$
$$ANGLE_{EXP}(\circ) = acos(PF_{EXP}) \times \frac{180}{\Pi}$$

2. Convert this from degrees to the resolution provided in Equation 9-8:

EQUATION 9-8:

$$\boldsymbol{\Phi} = (ANGLE_{MEAS} - ANGLE_{EXP}) \times 40$$

© 2015 Microchip Technology Inc.

 Combine this additional phase compensation to whatever value is currently in the phase compensation, and update the register. Equation 9-9 should be computed in terms of an 8-bit 2's complement signed value. The 8-bit result is placed in the least significant byte of the 16-bit Phase Compensation register.

EQUATION 9-9:

 $PhaseCompensation_{NEW} = PhaseCompensation_{OLD} + \Phi$

Based on Equation 9-9, the maximum angle in degrees that can be compensated is ± 3.2 degrees. If a larger phase shift is required, contact your local Microchip sales office.

9.5 Offset/No Load Calibrations

During offset calibrations, no line voltage or current should be applied to the system. The system should be in a No Load condition.

9.5.1 AC OFFSET CALIBRATION

There are three registers associated with the AC Offset Calibration:

- Offset Current RMS
- · Offset Active Power
- Offset Reactive Power

When computing the AC offset values, the respective gain and Range registers should be taken into consideration according to the block diagrams in Figures 5-2, 5-4 and 5.10.

After a successful offset calibration, a Save Registers to Flash command can then be issued to save the calibration constants calculated by the device.

9.5.2 DC OFFSET CALIBRATION

In DC applications, the high-pass filter on the current and voltage channels is turned off. To remove any residual DC value on the current, the DCOffsetCurrent register adds to the A/D conversion immediately after the ADC and prior to any other function.

9.6 Calibrating the Line Frequency Register

The Line Frequency register contains a 16-bit number with a value equivalent to the input line frequency as it is measured on the voltage channel. When in DC mode, this calculation is turned off and the register will be equal to zero.

The measurement of the line frequency is only valid from 45 to 65 Hz.

9.6.1 USING THE Auto-Calibration Frequency COMMAND

By applying a stable reference voltage with a constant line frequency that is equivalent to the value that resides in the Line Frequency Ref, the Auto-Calibration Frequency command can then be issued to the device.

After a successful calibration (response = ACK), a Save Registers to Flash command can then be issued to save the calibration constants calculated by the device.

The following register is set when the Auto-Calibration Frequency command is issued:

Gain Line Frequency

Note that the command is only required when running off the internal oscillator. The formula used to calculate the new gain is shown in Equation 9-1.

9.7 Temperature Compensation

MCP39F511 measures the indication of the temperature sensor and uses the value to compensate the temperature variation of the shunt resistance and the frequency of the internal RC oscillator.

The same formula applies for Line Frequency, Current RMS, Active Power and Reactive Power. The temperature compensation coefficient depends on the 16-bit signed integer value of the corresponding compensation register.

EQUATION 9-10:

$$y = x \times (1 + c \times (T - T_{CAL}))$$

$$c = \frac{TemperatureCompensation Register}{2^{M}}$$

Where:

- x = Uncompensated Output (corresponding to Line Frequency, Current RMS, Active Power and Reactive Power)
- y = Compensated Output
- c = Temperature Compensation Coefficient (depending on the shunt's Temperature Coefficient of Resistance or on the internal RC oscillator temperature frequency drift). There are three registers one for Line Frequency compensation, one for Current compensation, and one for power compensation (Active and Reactive)
- T = Thermistor Voltage (in 10-bit ADC units)
- T_{CAL} = Ambient Temperature Reference Voltage. It should be set at the beginning of the calibration procedure, by reading the thermistor voltage and writing its value to the ambient temperature reference voltage register.
 - M = 26 (for Line Frequency compensation)
 - = 27 (for Current, Active Power and Reactive Power)

At the calibration temperature, the effect of the compensation coefficients is minimal. The coefficients need to be tuned when the difference between the calibration temperature and the device temperature is significant. It is recommended to use the default values as starting points.

9.8 Retrieving Factory Default Calibration Values

After user calibration and a Save to Flash command has been issued, it is possible to retrieve the factory default calibration values. This can be done by writing 0xA5A5 to the calibration delimiter register, issuing a Save to Flash, and then resetting the part. This procedure will retrieve all factory default calibration values and will remain in this state until calibration has been performed again, and a Save to Flash command has been issued.

10.0 EEPROM

The data EEPROM is organized as 16-bit wide memory. Each word is directly addressable, and is readable and writable across the entire V_{DD} range. The MCP39F511 has 256 16-bit words of EEPROM that is organized in 32 pages for a total of 512 bytes.

There are three commands that support access to the EEPROM array.

- EEPROM Page Read (0x42)
- EEPROM Page Write (0x50)
- EEPROM Bulk Erase (0x4F)

TABLE 10-1: EXAMPLE EEPROM COMMANDS AND DEVICE RESPONSE

Command	Command ID BYTE 0	BYTE 1-N	# Bytes	Successful Response
Page Read EEPROM	0x42	PAGE	2	ACK, Data, Checksum
Page Write EEPROM	0x50	PAGE + 16 BYTES OF DATA	18	ACK
Bulk Erase EEPROM	0x4F		1	ACK


TABLE 10-2: MCP39F511 EEPROM ORGANIZATION


Pa	ige	00	02	04	06	08	0A	0C	0E
0	0000	FFFF							
1	0010	FFFF							
2	0020	FFFF							
3	0030	FFFF							
4	0040	FFFF							
5	0050	FFFF							
6	0060	FFFF							
7	0070	FFFF							
8	0080	FFFF							
9	0090	FFFF							
10	00A0	FFFF							
11	00B0	FFFF							
12	00C0	FFFF							
13	00D0	FFFF							
14	00E0	FFFF							
15	00F0	FFFF							
16	0100	FFFF							
17	0110	FFFF							
18	0120	FFFF							
19	0130	FFFF							
20	0140	FFFF							
21	0150	FFFF							
22	0160	FFFF							
23	0170	FFFF							
24	0180	FFFF							
25	0190	FFFF							
26	01A0	FFFF							
27	01B0	FFFF							
28	01C0	FFFF							
29	01D0	FFFF							
30	01E0	FFFF							
31	01F0	FFFF							

11.0 PACKAGING INFORMATION

11.1 Package Marking Information

28-Lead QFN (5x5x0.9 mm)






Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (€3) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

28-Lead Plastic Quad Flat, No Lead Package (MQ) – 5x5x0.9 mm Body [QFN or VQFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-140C Sheet 1 of 2

28-Lead Plastic Quad Flat, No Lead Package (MQ) – 5x5x0.9 mm Body [QFN or VQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units				
Dimensio	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		28		
Pitch	е		0.50 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3 0.20 REF				
Overall Width	E		5.00 BSC		
Exposed Pad Width	E2	3.15	3.25	3.35	
Overall Length	D		5.00 BSC		
Exposed Pad Length	D2	3.15	3.25	3.35	
Contact Width	b	0.18	0.25	0.30	
Contact Length	L	0.35	0.40	0.45	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.


3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-140C Sheet 2 of 2

28-Lead Plastic Quad Flat, No Lead Package (MQ) – 5x5 mm Body [QFN] Land Pattern With 0.55 mm Contact Length





	N	ILLIMETER	S	
Dimensio	n Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	W2			3.35
Optional Center Pad Length	T2			3.35
Contact Pad Spacing	C1		4.90	
Contact Pad Spacing	C2		4.90	
Contact Pad Width (X28)			0.30	
Contact Pad Length (X28)	Y1			0.85

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2140A

APPENDIX A: REVISION HISTORY

Revision A (March 2015)

• Original Release of this Document.

MCP39F511

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. [X] ⁽¹⁾ Device Tape and Reel	T T		camples MCP39	5: F511-E/MQ:	Extended temperature, 28LD 5x5 QFN package
Device:	MCP39F511: Power-Monitoring IC with Calculation and Energy Accumulation	b)	MCP39	F511T-E/MQ:	Tape and Reel, Extended temperature, 28LD 5x5 QFN package
Tape and Reel Option:	Blank = Standard packaging (tube or tray) T = Tape and Reel ⁽¹⁾	N	Note 1: Tape and Reel identifier only appears in the catalog part number description. This identi- fier is used for ordering purposes and is not printed on the device package. Check with your Microchip sales office for package availability for the Tape and Reel option.		
Temperature Range:	$E = -40^{\circ}C \text{ to } +125^{\circ}C$				
Package:	MQ = Plastic Quad Flat, No Lead Package – 5x5x0.9 mm body (QFN)				

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELoQ, KEELoQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63277-211-4

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256 ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820