











LM556

SNAS549A - MARCH 2000 - REVISED OCTOBER 2015

LM556 Dual Timer

Features

- Direct Replacement for SE556/NE556
- Timing From Microseconds Through Hours
- Operates in Both Astable and Monostable Modes
- Replaces Two 555 Timers
- Adjustable Duty Cycle
- Output Can Source or Sink 200 mA
- Output and Supply TTL-Compatible
- Temperature Stability Better Than 0.005% per °C
- Normally On and Normally Off Output

Applications

- **Precision Timing**
- **Pulse Generation**
- Sequential Timing
- Time Delay Generation
- Pulse Width Modulation
- Pulse Position Modulation Linear Ramp Generator

3 Description

The LM556 dual-timing circuit is a highly-stable controller capable of producing accurate time delays or oscillation. The LM556 device is a dual-timing version of the LM555 device. Timing is provided by an external resistor and capacitor for each timing function. The two timers operate independently of each other, sharing only V_{CC} and ground. The circuits may be triggered and reset on falling waveforms. The output structures may sink or source 200 mA.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
LMEEC	SOIC (14)	3.91 mm × 8.65 mm			
LM556	PDIP (14)	6.35 mm × 19.177 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Schematic Diagram






Table of Contents

1	Features 1		7.4 Device Functional Modes	8
2	Applications 1	8	Application and Implementation	10
3	Description 1		8.1 Application Information	10
4	Revision History2		8.2 Typical Application	10
5	Pin Configuration and Functions	9	Power Supply Recommendations	12
6	Specifications4	10	Layout	12
•	6.1 Absolute Maximum Ratings 4		10.1 Layout Guidelines	12
	6.2 ESD Ratings		10.2 Layout Example	12
	6.3 Recommended Operating Conditions	11	Device and Documentation Support	13
	6.4 Thermal Information		11.1 Documentation Support	13
	6.5 Electrical Characteristics		11.2 Community Resources	13
	6.6 Typical Characteristics 6		11.3 Trademarks	13
7	Detailed Description 8		11.4 Electrostatic Discharge Caution	13
•	7.1 Overview 8		11.5 Glossary	13
	7.2 Functional Block Diagram 8	12	Mechanical, Packaging, and Orderable Information	40
	7.3 Feature Description 8		IIIOIIIIauoii	13

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (March 2000) to Revision A


Page

- Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.
- Deleted the V_{CC} = 5 V and I_{SINK} = 8 mA test condition row for the Output voltage drop parameter in the *Electrical Characteristics* table



5 Pin Configuration and Functions

D or NFF Package 14-Pin SOIC or PDIP Top View



Pin Functions

PI	N	I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
CONTROL VOLTAGE (Timer 0)	3	I	Controls the threshold and trigger levels. It determines the pulse width of the output waveform. An external voltage applied to this pin can also be used to modulate the output waveform.
CONTROL VOLTAGE (Timer 1)	11	I	Controls the threshold and trigger levels. It determines the pulse width of the output waveform. An external voltage applied to this pin can also be used to modulate the output waveform.
DISCHARGE (Timer 0)	1	I	Open collector output which discharges a capacitor between intervals (in phase with output). It toggles the output from high to low when voltage reaches 2/3 of supply voltage.
DISCHARGE (Timer 1)	13	I	Open collector output which discharges a capacitor between intervals (in phase with output). It toggles the output from high to low when voltage reaches 2/3 of supply voltage.
GND	7	0	Ground reference voltage
OUTPUT (Timer 0)	5	0	Output driven waveform
OUTPUT (Timer 1)	9	0	Output driven waveform
RESET (Timer 0)	4	I	Negative pulse applied to this pin to disable or reset the timer. When not used for reset purposes, it should be connected to Vcc to avoid false triggering.
RESET (Timer 1)	10	I	Negative pulse applied to this pin to disable or reset the timer. When not used for reset purposes, it should be connected to Vcc to avoid false triggering.
THRESHOLD (Timer 0)	2	I	Compares the voltage applied to the terminal with a reference voltage of 2/3 V _{CC} . The amplitude of voltage applied to this terminal is responsible for the set state of the flip-flop.
TRIGGER (Timer 0)	6	I	Responsible for transition of the flip-flop from set to reset. The output of the timer depends on the amplitude of the external trigger pulse applied to this pin.
THRESHOLD (Timer 1)	12	I	Compares the voltage applied to the terminal with a reference voltage of 2/3 V _{CC} . The amplitude of voltage applied to this terminal is responsible for the set state of the flip-flop.
TRIGGER (Timer 1)	8	I	Responsible for transition of the flip-flop from set to reset. The output of the timer depends on the amplitude of the external trigger pulse applied to this pin.
VCC	14	I	Supply voltage with respect to GND

Copyright © 2000–2015, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT	
Supply voltage			18	V	
Down discipation (3)	LM556CM		410	m2\A/	
Power dissipation ⁽³⁾	LM556CN		1620	mW	
Operating temperature, LM556C		0	70	°C	
	PDIP package soldering (10 seconds)		260		
Soldering information	SOIC package vapor phase (60 seconds)		215	°C	
	SOIC package infrared (15 seconds)		220		
Storage temperature, T _{stg}		-65	150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	4.5	16	V
T _A	Operating temperature	0	70	°C

6.4 Thermal Information

		LM	556	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	NFF (PDIP)	UNIT
		14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	85.3	48.0	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	45.8	34.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	39.6	27.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	11.7	19.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	39.4	27.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	_	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: LM556

⁽²⁾ If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

⁽³⁾ For operating at elevated temperatures the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 77°C/W (Plastic Dip), and 110°C/W (SO-14 Narrow).



6.5 Electrical Characteristics

 $T_A = 25$ °C, $V_{CC} = 5$ V to 15 V, unless otherwise specified

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT	
Supply voltage				4.5		16	V	
0 1 1/	1.0	$V_{CC} = 5 \text{ V}, R_{L} = \text{¥}$			3	6		
Supply current (each timer section)	$V_{CC} = 15 \text{ V}, R_L = (lo$	ow state) ⁽¹⁾		10	14	mA	
	Initial accuracy				0.75%			
Timing error,	Drift with temperature	$R_{\Lambda} = 1 \text{ k to } 100 \text{ k}\Omega.$			50		ppm/°C	
monostable	Accuracy over temperature	$R_A = 1 \text{ k to } 100 \text{ k}\Omega,$ $C = 0.1 \mu F^{(2)}$			1.5%			
	Drift with supply				0.1			
	Initial accuracy				2.25%		%/V	
Timing error,	Drift with temperature	R _A , R _B = 1 k to 100 k	Ω,		150		/00	
astable	Accuracy over temperature	R_A , $R_B = 1 k to 100 k C = 0.1 \muF(2)$			3%		ppm/°C	
	Drift with supply				0.30		%/V	
T-:	-	V _{CC} = 15 V		4.5	5	5.5	V	
Trigger voltage		V _{CC} = 5 V		1.25	1.67	2	V	
Trigger current					0.2	1	μΑ	
Reset voltage						1	V	
Reset current					0.1	0.6	mA	
Threshold current		V _{TH} = V-control ⁽³⁾			0.03	0.1	μΑ	
		V _{TH} = 11.2 V				250	nA	
Control voltage	aval and threehold valtage	V _{CC} = 15 V	9	10	11	V		
Control voltage i	evel and threshold voltage	$V_{CC} = 5 V$	2.6	3.33	4	V		
Pin 1, 13 leakag	e output high				1	100	nA	
Din 1 12 ant out	inut law(4)	V _{CC} = 15 V, I = 15 m/s	A		180	300	\/	
Pin 1, 13 sat out	put low · /	$V_{CC} = 4.5 \text{ V}, I = 4.5 \text{ m}$	nA		80	200	mV	
			I _{SINK} = 10 mA		0.1	0.25		
		V _{CC} = 15 V	I _{SINK} = 50 mA		0.4 0.75			
Output voltage of	frop (low)	V _{CC} = 13 V	I _{SINK} = 100 mA		2	2.75	V	
			I _{SINK} = 200 mA		2.5			
		$V_{CC} = 5 \text{ V}, I_{SINK} = 5 \text{ m}$	nA		0.25	0.35		
		I _{SOURCE} = 200 mA, V _C	_{CC} = 15 V		12.5			
Output voltage drop (high) Rise time of output		I _{SOURCE} = 100 mA, V _C	_{CC} = 15 V	12.75	13.3		V	
		$V_{CC} = 5 V$		2.75	3.3			
					100		ns	
Fall time of outp	ut				100		ns	
	Initial timing accuracy		See ⁽⁵⁾			2%	ppm/°C	
Matching characteristics	Timing drift with temperature	See (5)						
	Drift with supply voltage			0.2	0.5	%/V		


⁽¹⁾ Supply current when output high typically 1 mA less at V_{CC} = 5 V. (2) Tested at V_{CC} = 5 V and V_{CC} = 15 V.

This will determine the maximum value of $R_A + R_B$ for 15-V operation. The maximum total $(R_A + R_B)$ is 20 M Ω . No protection against excessive pin 1, 13 current is necessary providing the package dissipation rating will not be exceeded.

⁽⁵⁾ Matching characteristics refer to the difference between performance characteristics of each timer section.



6.6 Typical Characteristics





Typical Characteristics (continued)




Figure 10. Discharge Transistor (Pin 1, 13) Voltage vs Sink Current

Current




7 Detailed Description

7.1 Overview

The LM556 dual-timing circuit is a highly stable device for generating accurate time delays or oscillations. The two timers operate independently from one another, only sharing V_{CC} and ground. For each individual timer, additional terminals are provided for triggering or resetting. In the monostable mode of operation, the time is precisely controlled by one external resistor and capacitor. For astable mode operation as an oscillator, the free running frequency and duty cycle are accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms and the output circuit can source or sink up to 200 mA.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Operating Characteristics

The LM556 is specified for operation from 4.5 V to 16 V. Many of the specifications apply from 0°C to 70°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented *Electrical Characteristics* section and in and *Typical Characteristics*.

7.3.2 Timing from Microseconds Through Hours

The LM556 has the ability to have timing parameters from the microseconds range to hours. The time delay of the system can be determined by the time constant of the R and C values used for either the monostable or astable configuration. A nomograph is available for easy determination of R and C values for various time delays.

7.4 Device Functional Modes

The LM556 can operate in both astable and monostable mode depending on the application requirements.

7.4.1 Monostable Mode

The LM556 timer acts as a one-shot pulse generator. The pulse begins when the LM556 timer receives a signal at the trigger input that falls below 1/3 of the voltage supply. The width of the output pulse is determined by the time constant of an RC network. The output pulse ends when the voltage on the capacitor equals 2/3 of the supply voltage. The output pulse width can be extended or shortened depending on the application by adjusting the R and C values. More details are given in the LM555 datasheet (SNAS548).



Device Functional Modes (continued)




Figure 11. Monostable

7.4.2 Astable (Free-Running) Mode

The LM556 timer can operate as an oscillator and puts out a continuous stream of rectangular pulses having a specified frequency. The frequency of the pulse stream depends on the values of RA, RB, and C. Again, more details are given in the LM555 datasheet (SNAS548).




Figure 12. Astable

Copyright © 2000–2015, Texas Instruments Incorporated



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LM556 timer can be used in various configurations. A typical application for the LM556 timer in astable mode is to drive an audio device (such as a beeper) to provide a pulsed sound. This simple application can be modified to fit any application requirement.

8.2 Typical Application




Figure 13. Typical Application

8.2.1 Design Requirements

The main design requirements for this application require setting one of the timers (Timer A in this case) to the same resonant frequency as the piezo transducer which can be set by choosing R_{1A} , R_{2A} , and C_A with Equation 1:

$$f_0 = \frac{1.44}{((R_{1A} + 2R_{2A})C)} \tag{1}$$

The other design choice is to decide how often and long to produce the bleeping sound. This can be set by choosing R_{1B} and R_{2B} of Timer B (acts as the reset button for Timer A) with Equation 2:

$$D = \frac{R_{2B}}{R_{1B} + R_{2B}} \tag{2}$$

Other useful design equations like Equation 3 and Equation 4 are given below where t_h represents the time it takes to charge the capacitor of each individual timer and t_l represents the time it takes to discharge the capacitor.

(4)



Typical Application (continued)

 $t_h = 0.693(R_1 + R_2)C$

where

• t_h represents the time it takes to charge the capacitor of each individual timer (3) $t_l = 0.693R_2C$

where

t_i represents the time it takes to discharge the capacitor.

8.2.2 Detailed Design Procedure

Given that the resonant frequency of the piezo transducer is about 3 kHz, by choosing R_1 , C and using Equation 1, R_2 can be determined to be 23.5 k Ω .

In order to have the sound be audible for half the period, the duty cycle for the triggering timer should be 50%. However, this is difficult to achieve because the recommended minimum value for R_1 is 1 k Ω . Therefore, a duty cycle of 49% was chosen for this application. By choosing R_1 to be 1 k Ω and using Equation 2, R_2 is found to be 24.5 k Ω .

8.2.3 Application Curve




Figure 14. Capacitor Voltage and Output Waveforms in Astable Mode

Copyright © 2000–2015, Texas Instruments Incorporated



9 Power Supply Recommendations

The LM556 requires a voltage supply within 4.5 V to 16 V. Adequate power supply bypassing is necessary to protect associated circuitry. The minimum recommended capacitor value is 0.1 μ F in parallel with a 1- μ F electrolytic capacitor. Place the bypass capacitors as close as possible to the LM556 and minimize the trace length

CAUTION

Supply voltages larger than 18 V can permanently damage the device; see the Absolute Maximum Ratings table.

10 Layout

10.1 Layout Guidelines

Standard PCB rules apply to routing the LM556. The parallel combination of a 0.1-µF capacitor and a 1-µF electrolytic capacitor should be as close as possible to the LM556. The capacitor used for the time delay should also be placed as close as possible to the discharge pin. A ground plane on the bottom layer can be used to provide better noise immunity and signal integrity.

10.2 Layout Example




Figure 15. Layout Example



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation, see the following: *LM555 Timer*, SNAS548

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM556 MD8	NRND	DIESALE	Y	0	324	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	-55 to 125	(40)	
LM556 MWC	ACTIVE	WAFERSALE	YS	0	1	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	-40 to 85		Samples
LM556CM/NOPB	ACTIVE	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LM556CM	Samples
LM556CMX/NOPB	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LM556CM	Samples
LM556CN/NOPB	ACTIVE	PDIP	NFF	14	25	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	0 to 70	LM556CN	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

17-Mar-2017

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 28-Oct-2015

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM556CMX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1

www.ti.com 28-Oct-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
LM556CMX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0	

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



