

# N-Channel Depletion-Mode Vertical DMOS FETs

#### **Features**

- High input impedance
- Low input capacitance
- Fast switching speeds
- Low on-resistance
- ► Free from secondary breakdown
- Low input and output leakage

#### **Applications**

- Normally-on switches
- Battery operated systems
- Voltage to current converters
- Constant current sources
- Current and voltage limiters

**Ordering Information** 

Part Number	Package Option	Packing			
DN2450K4-G	TO-252 (D-PAK)	2000/Reel			
DN2450N8-G	TO-243AA (SOT-89)	2000/Reel			

-G denotes a lead (Pb)-free / RoHS compliant package. Contact factory for Wafer / Die availablity.

Devices in Wafer / Die form are lead (Pb)-free / RoHS compliant.

### **Absolute Maximum Ratings**

Parameter	Value
Drain-to-source voltage	BV <sub>DSX</sub>
Drain-to-gate voltage	BV <sub>DGX</sub>
Gate-to-source voltage	±20V
Operating and storage temperature	-55°C to +150°C
Maximum junction temperature	150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

### **Typical Thermal Resistance**

Package	$\theta_{ja}$
TO-252 (D-PAK)	81°C/W
TO-243AA (SOT-89)	133°C/W

#### **General Description**


These low threshold depletion-mode (normally-on) transistors utilize an advanced vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

#### **Product Summary**

$BV_{DSX} / BV_{DGX}$	R <sub>DS(ON)</sub> (max)	I <sub>DSS</sub> (min)
500V	10Ω	700mA

#### **Pin Configuration**




## **Product Marking**



YY = Year Sealed WW = Week Sealed L = Lot Number \_\_\_\_\_= "Green" Packaging

Package may or may not include the following marks: Si or

TO-252 (D-PAK)



Package may or may not include the following marks: Si or 🍿

TO-243AA (SOT-89)

#### **Thermal Characteristics**

Package	l <sub>D</sub> (continuous) <sup>†</sup>	l <sub>D</sub> (pulsed)	Power Dissipation @T <sub>A</sub> = 25°C	l <sub>DR</sub> †	l DRM
TO-252	350mA	1.0A	2.5W <sup>‡</sup>	350mA	1.0A
TO-243AA	230mA	900mA	1.6W <sup>‡</sup>	230mA	900mA

#### Notes:

- †  $I_{D}$  (continuous) is limited by max rated  $T_{j}$ . ‡ Mounted on FR4 board, 25mm x 25mm x 1.57mm.


#### **Electrical Characteristics** (T<sub>A</sub> = 25°C unless otherwise specified)

Sym	Parameter	Min	Тур	Max	Units	Conditions
BV <sub>DSX</sub>	Drain-to-source breakdown voltage	500	-	-	V	$V_{GS} = -5.0V, I_{D} = 100\mu A$
$V_{\rm GS(OFF)}$	Gate-to-source off voltage	-1.5	-	-3.5	V	$V_{DS} = 25V, I_{D} = 10\mu A$
$\Delta V_{GS(OFF)}$	Change in V <sub>GS(OFF)</sub> with temperature	-	-	-4.5	mV/°C	$V_{DS} = 25V, I_{D} = 10\mu A$
I <sub>GSS</sub>	Gate body leakage <sup>‡</sup>	-	-	100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
		-	-	1.0	μA	$V_{DS}$ = Max rating, $V_{GS}$ = -10V
l <sub>D(OFF)</sub>	Drain-to-source leakage current	-	ı	1.0	mA	$V_{DS}$ = 0.8 Max Rating, $V_{GS}$ = -10V, $T_{A}$ = 125°C
I <sub>DSS</sub>	Saturated drain-to-source current	700	-	-	mA	$V_{GS} = 0V, V_{DS} = 25V$
R <sub>DS(ON)</sub>	Static drain-to-source on-state resistance	-	7.0	10	Ω	$V_{GS} = 0V$ , $I_D = 300$ mA
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with temperature	-	-	1.1	%/°C	$V_{GS} = 0V$ , $I_D = 300$ mA
G <sub>FS</sub>	Forward transconductance	500	_	-	mmho	$V_{DS} = 10V, I_{D} = 300mA$
C <sub>ISS</sub>	Input capacitance	-	150	200		V <sub>GS</sub> = -10V,
C <sub>oss</sub>	Common source output capacitance	-	40	55	pF	V <sub>DS</sub> = 25V,
C <sub>RSS</sub>	Reverse transfer capacitance	-	15	25		f = 1MHz
t <sub>d(ON)</sub>	Turn-on delay time	-	-	15		
t <sub>r</sub>	Rise time	-		20	ne	$V_{DD} = 25V,$
t <sub>d(OFF)</sub>	Turn-off delay time	-		15	ns	$I_D = 300 \text{mA},$ $R_{GEN} = 25\Omega,$
t <sub>f</sub>	Fall time	-	-	15		GEN '
V <sub>SD</sub>	Diode forward voltage drop	-	-	1.8	V	V <sub>GS</sub> = -5.0V, I <sub>SD</sub> = 300mA
t <sub>rr</sub>	Reverse recovery time	-	800	-	ns	$V_{GS} = -5.10V, I_{SD} = 300mA$


#### Notes:

- All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
- All A.C. parameters sample tested.

## **Switching Waveforms and Test Circuit**



# 3-Lead TO-252 (D-PAK) Package Outline (K4)



#### Note:

1. Although 4 terminal locations are shown, only 3 are functional. Lead number 2 was removed.

Symbo	ol	A	A1	b	b2	b3	c2	D	D1	Е	E1	е	Н	L	L1	L2	L3	L4	L5	θ	θ1
Dimen-	MIN	.086	.000*	.025	.030	.195	.018	.235	.205	.250	.170		.370	.055			.035	.025*	.035 <sup>†</sup>	00	00
sion	NOM	-	-	-	-	-	-	.240	-	-	-	.090 BSC	-	.060	.108 REF	.020 BSC	-	-	-	-	-
(inches)	MAX	.094	.005	.035	.045	.215	.035	.245	.217*	.265	.200*		.410	.070			.050	.040	.060	10º	15º

JEDEC Registration TO-252, Variation AA, Issue E, June 2004.


Drawings not to scale.

Supertex Doc. #: DSPD-3TO252K4, Version F040910.

<sup>\*</sup> This dimension is not specified in the JEDEC drawing.

<sup>†</sup> This dimension differs from the JEDEC drawing.

# 3-Lead TO-243AA (SOT-89) Package Outline (N8)



Symbol		Α	b	b1	С	D	D1	E	E1	е	e1	Н	L
	MIN	1.40	0.44	0.36	0.35	4.40	1.62	2.29	2.00 <sup>†</sup>			3.94	0.73 <sup>†</sup>
Dimensions (mm)	NOM	-	-	-	-	-	-	-	-		3.00 BSC	-	-
	MAX	1.60	0.56	0.48	0.44	4.60	1.83	2.60	2.29			4.25	1.20

JEDEC Registration TO-243, Variation AA, Issue C, July 1986.

Drawings not to scale.

Supertex Doc. #: DSPD-3TO243AAN8, Version F111010.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="http://www.supertex.com/packaging.html">http://www.supertex.com/packaging.html</a>.)

**Supertex inc.** does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2013 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.



<sup>†</sup> This dimension differs from the JEDEC drawing