TEXAS INSTRUMENTS Data sheet acquired from Harris Semiconductor

SCHS074A – Revised June 2003

CD4514B, CD4515B Types

CMOS 4-Bit Latch/4-to-16

Line Decoders

High-Voltage Types (20-Volt Rating) CD4514B Output "High" on Select CD4515B Output "Low" on Select

■ CD4514B and -CD4515B consist of a 4-bit strobed latch and a 4-to-16-line decoder. The latches hold the last input data presented prior to the strobe transition from 1 to 0. Inhibit control allows all outputs to be placed at 0(CD4514B) or 1(CD4515B) regardless of the state of the data or strobe inputs.

The decode truth table indicates all combinations of data inputs and appropriate selected outputs.

These devices are similar to industry types MC14514 and MC14515.

The CD4514B and CD4515B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), and 16-lead small-outline packages (M and M96 suffixes).

Features:

- Strobed input latch
- Inhibit control
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25^oC
- Noise margin (over full package temperature range):

1 V at V_{DD} = 5 V

2 V at V_{DD} = 10 V

2.5 V at V_{DD} = 15 V

- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics.
- Meets all requirements of JEDEC Tentative Standard No. 13B; "Standard Specifications for Description of 'B' Series CMOS Devices"


Applications:


- Digital multiplexing
- Address decoding
- Hexadecimal/BCD decoding
- Program-counter decoding
- Control decoder


MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to V _{SS} Terminal)0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For T _A = -55°C to +100°C
For T _A = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (T _A)55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)65°C to + 150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max


RECOMMENDED OPERATING CONDITIONS at T_A = 25°C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	VDD	LIN	UNITS	
	(V)	Min.	Max.	
Supply-Voltage Range (For T _A = Full Package- Temperature Range)		3	18	v
Data Setup Time, t _S	5 10 15	150 70 40	- - -	ns
Strobe Pulse Width, t _W	5 10 15	250 100 75	 	ņs









current characteristics.




Fig. 3 — Typical output high (source) current characteristics.

3

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONE	IS	LIMITS AT INDICATED TEMPERATURES (°C)							UNITS	
ISTIC	Vo	VIN	VDD						+25		
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Mex.	
Quiescent Device	_	0,5	5	5	5	150	150	-	0.04	5	
Current,	-	0,10	10	10	10	300	300	-	0.04	10	1
IDD Max.	-	0,15	15	20	20	600	600	_	0.04	20	μA
	-	0,20	20	100	100	3000	3000	<u></u>	0.08	100	1
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1 .	-	an a
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6		1
IOL Min.	1.5	0,15	15	4.2	4	2.8	2,4	34	6.8	-]
Output High	4.6	0,5	5	-0.64	-0.61	0.42	-0.36	-0.51	-1	[mA
(Source) Current, IOH Min.	2.5	0,5	5	-2	1.8	-1.3	-1.15	-1.6	-3.2	-]
	9.5	0,10	10	- 1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	I
TOH MILL	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:	-	0,5	5		0	.05		-	0	0.05	
Low Level, Vol. Max.	_	0,10	10		0	.05		- <u>-</u>	0	0.05	
VUL Max.	—	·0,15	15		0.05				0	0.05	
Output Voltage:	· · · ·	0,5	5		- 4	95		4.95	5	-	ľ
High-Level,	-	0,10	10		9	.95		9,95	10	-	
VOH Min.	-	0,15	15		14	.95		14.95	15	-	
Input Low	0.5, 4.5	-	5		1	.5		—	-	1.5	
Voltage,	1, 9		10			3			-	3	
VIL Max.	1.5,13.5	-	15			4		_	-	4	
Input High	0.5, 4.5	-	5		3	1.5		3.5	-	—	v
Voltage,	1, 9	-	10		7				_		
VIH Min.	1.5,13.5	-	15		1	1		11	_	-	
Input Current IIN Max.	-	0,18	18	±0.1	±0.1	±1	±1		±10 ⁻⁵	±0.1	μΑ




Fig. 4 — Minimum output high (source) current characteristics.




Fig. 5 – Typical strobe or data propagation delay time vs. load capacitance.




Fig. 6 — Typical inhibit propagation delay time vs. load capacitance.




Fig. 9 - Typical power dissipation vs. frequency.

AMBIENT TEMPERATURE (TA)-23-C





Fig. 7 — Typical low-to-high transition time vs. load capacitance.

Fig. 8 - Typical strobe or data propagation delay time vs. supply voltage.

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C; input t_r, t_f = 20 ns, C_L = 50 pF, R_L = 200 K Ω

	TEST CONDI	TIONS	LIN		
CHARACTERISTIC		V _{DD} V	Тур.	Max.	UNITS
Propagation Delay Time: tpHL, tpLH Strobe or Data		5 10 15	485 185 135	970 370 270	
Inhibit		5 10 15	250 110 85	500 220 170	ns
Transition Time, t _{TLH} , t _{THL}		5 10 15	100 50 40	200 100 80	
Minimum Strobe Pulse Width, t _W		5 10 15	125 50 40	250 100 75	ns
Minimum Data Setup Time, t _S		5 10 15	75 35 20	150 70 40	ns
Input Capacitance, CIN	Any Input	<u> </u>	5	7.5	pF











Fig. 11 - Input voltage test circuit.

COMMERCIAL CMOS HIGH VOLTAGE ICS


3








- » ÿ.





CD4514B, CD4515B Types

DECODE TRUTH TABLE (Strobe = 1)

		ECC		R	SELECTED OUTPUT
	D	c	8	A	CD4514B = Logic 1 (High) CD4515B = Logic 0 (Low)
0 0 0	0 0 0 0	0 0 0 0	0 0 1	0 1 0 1	S0 S1 S2 S3
0 0 0	0 0 0 0	1 1 1	0 0 .1 1	0 1 0 1	S4 S5 S6 S7
0 0 0	1 1 1	0000	0 0 1 1	0 1 0 1	\$8 \$9 \$10 \$11
0 0 0	1 1 1	1 1 1	0 0 1 1	0 1 0 1	512 513 514 515
1	x	x	x	×	All Outputs = 0, CD4514B All Outputs = 1, CD4515B









TERMINAL ASSIGNMENT

X = Don't Care Logic 1 = high Logic 0 = low

er ar





Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .



12-Aug-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
7703201JA	ACTIVE	CDIP	J	24	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	7703201JA CD4515BF3A	Samples
CD4514BE	LIFEBUY	PDIP	Ν	24	15	Pb-Free (RoHS)	CU	N / A for Pkg Type	-55 to 125	CD4514BE	
CD4514BEE4	LIFEBUY	PDIP	N	24	15	Pb-Free (RoHS)	CU	N / A for Pkg Type	-55 to 125	CD4514BE	
CD4514BF	ACTIVE	CDIP	J	24	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	CD4514BF	Samples
CD4514BF3A	ACTIVE	CDIP	J	24	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	CD4514BF3A	Samples
CD4514BM	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4514BM	Samples
CD4514BM96	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-55 to 125	CD4514BM	Samples
CD4514BM96E4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4514BM	Samples
CD4514BM96G4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4514BM	Samples
CD4514BNSR	OBSOLETE	SO	NS	24		TBD	Call TI	Call TI	-55 to 125		
CD4514BPWR	OBSOLETE	TSSOP	PW	24		TBD	Call TI	Call TI	-55 to 125		
CD4515BE	LIFEBUY	PDIP	N	24	15	Pb-Free (RoHS)	CU	N / A for Pkg Type	-55 to 125	CD4515BE	
CD4515BEE4	LIFEBUY	PDIP	N	24	15	Pb-Free (RoHS)	CU	N / A for Pkg Type	-55 to 125	CD4515BE	
CD4515BF3A	ACTIVE	CDIP	J	24	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	7703201JA CD4515BF3A	Samples
CD4515BM	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4515BM	Samples
CD4515BM96	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4515BM	Samples
CD4515BME4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4515BM	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.





www.ti.com

12-Aug-2015

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4514B, CD4514B-MIL, CD4515B, CD4515B-MIL :

• Catalog: CD4514B, CD4515B

• Military: CD4514B-MIL, CD4515B-MIL

NOTE: Qualified Version Definitions:



www.ti.com

PACKAGE OPTION ADDENDUM

12-Aug-2015

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4514BM96	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
CD4514BM96	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
CD4514BM96G4	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
CD4515BM96	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

25-Jun-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4514BM96	SOIC	DW	24	2000	364.0	361.0	36.0
CD4514BM96	SOIC	DW	24	2000	367.0	367.0	45.0
CD4514BM96G4	SOIC	DW	24	2000	367.0	367.0	45.0
CD4515BM96	SOIC	DW	24	2000	367.0	367.0	45.0

MECHANICAL DATA

MCDI004A - JANUARY 1995 - REVISED NOVEMBER 1997

CERAMIC DUAL-IN-LINE PACKAGE

J (R-GDIP-T**)



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Window (lens) added to this group of packages (24-, 28-, 32-, 40-pin).
- D. This package can be hermetically sealed with a ceramic lid using glass frit.
- E. Index point is provided on cap for terminal identification.



MECHANICAL DATA

MPDI008 - OCTOBER 1994

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

24 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-011
- D. Falls within JEDEC MS-015 (32 pin only)



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated