
SLLS144E - OCTOBER 1980 - REVISED APRIL 2000

- Meet or Exceed the Requirements of TIA/EIA-422-B, TIA/EIA-423-B, and TIA/EIA-485-A and ITU Recommendations V.10, V.11, X.26, and X.27
- **Designed for Multipoint Bus Transmission** on Long Bus Lines in Noisy Environments
- **3-State Outputs**
- Common-Mode Input Voltage Range of -12 V to 12 V
- Input Sensitivity . . . ±200 mV
- Input Hysteresis . . . 50 mV Typ
- High Input Impedance . . . 12 k $\Omega$  Min
- **Operate From Single 5-V Supply**
- **Low Power Requirements**
- Pin-to-Pin Replacement for AM26LS32


### description

The SN55173, SN65173, and SN75173 are monolithic quadruple differential line receivers with 3-state outputs. They are designed to meet requirements of TIA/EIA-422-B, TIA/EIA-423-B, TIA/EIA-485-A, and several ITU recommendations. The standards are for balanced multipoint bus transmission at rates up to 10 megabits per second. The four receivers share two OR enable inputs, one active when high, the other active when low. These devices feature high input impedance, input hysteresis for increased noise immunity, and input sensitivity of ±200 mV over a common-mode input voltage range of –12 V to 12 V. Fail-safe design specifies that if the inputs are open circuited, the outputs are always high. The SN65173 and SN75173 are designed for optimum performance when used with the SN75172 or SN75174 quad differential line drivers.

#### SN55173...J PACKAGE **SN65173, SN75173...D OR N PACKAGE** (TOP VIEW)



#### SN55173 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

THE SN55173 IS NOT RECOMMENDED FOR NEW DESIGNS.

The SN55173 is characterized over the full military temperature range of -55°C to 125°C. The SN65173 is characterized for operation from -40 °C to 85 °C. The SN75173 is characterized for operation from 0 °C to 70 °C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLLS144E - OCTOBER 1980 - REVISED APRIL 2000

#### **AVAILABLE OPTIONS**

	PACKAGED DEVICES									
TA	PLASTIC SMALL OUTLINE (D)	PLASTIC CHIP CARRIER (FK)	CERAMIC DIP	PLASTIC DIP (N)						
0°C to 70°C	SN75173D	_	_	SN75173N						
-40°C to 85°C	SN65173D	_	_	SN65173N						
−55°C to 125°C	_	SN55173FK	SN55173J	_						


The D package is available taped and reeled. Add the suffix R to the device type (e.g., SN75173DR).

# FUNCTION TABLE (each receiver)

DIFFERENTIAL	ENA	BLES	OUTPUT
A–B	G	G	Y
V > 0.2 V	Н	Х	Н
V <sub>ID</sub> ≥ 0.2 V	Х	L	Н
0.2 \/ 4 \/ 15 4 0.2 \/	Н	Х	?
$-0.2 \text{ V} < \text{V}_{1D} < 0.2 \text{ V}$	Х	L	?
V <sub>ID</sub> ≤ -0.2 V	Н	Х	L
V D ≤ -0.2 V	Х	L	L
Χ	L	Н	Z
Open circuit	Х	L	Н
Open circuit	Н	X	Н

H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)


## logic symbol †



 $\dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.




## logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

### schematics of inputs and outputs



### SN55173, SN65173, SN75173 QUADRUPLE DIFFERENTIAL LINE RECEIVERS

SLLS144E - OCTOBER 1980 - REVISED APRIL 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Input voltage (V<sub>I</sub> or B inputs) .....±25 V Differential input voltage, V<sub>ID</sub> (see Note 2) .....±25 V Low-level output current, IOL ...... 50 mA 

- implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.
  - 2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.
  - 3. The package thermal impedance is calculated in accordance with JESD 51.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
FK	1375 mW	11 mW/°C	880 mW	275 mW
J	1375 mW	11 mW/°C	880 mW	275 mW

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage Vee	SN55173	4.5	5	5.5	V
Supply voltage, V <sub>CC</sub> Common-mode input voltage, V <sub>IC</sub> Differential input voltage, V <sub>ID</sub> High-level enable-input voltage, V <sub>IH</sub> Low-level enable-input voltage, V <sub>IL</sub> High-level output current, I <sub>OH</sub> Low-level output current, I <sub>OL</sub>	SN65173, SN75173	4.75	5	5.25	V
Common-mode input voltage, V <sub>IC</sub>				±12	V
Differential input voltage, V <sub>ID</sub>				±12	V
High-level enable-input voltage, VIH		2			V
Low-level enable-input voltage, V <sub>IL</sub>				0.8	V
High-level output current, IOH				-400	μΑ
Low-level output current, IOL				16	mA
	SN55173	-55		125	
Operating free-air temperature, TA	SN65173	-40		85	°C
	SN75173	0		70	



Storage temperature range, T<sub>stq</sub> ......-65°C to 150°C † Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not

SLLS144E - OCTOBER 1980 - REVISED APRIL 2000

### electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature

	PARAMETER	TES	T CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage	$V_0 = 2.7 V$ ,	$I_0 = -0.4 \text{ mA}$				0.2	V
V <sub>IT</sub> _	Negative-going input threshold voltage	$V_0 = 0.5 V$ ,	$I_O = 16 \text{ mA}$		-0.2‡			V
V <sub>hys</sub>	Hysteresis (V <sub>IT+</sub> – V <sub>IT</sub> –)	See Figure 4				50		mV
VIK	Enable-input clamp voltage	$I_{I} = -18 \text{ mA}$					-1.5	V
				SN55173	2.5			V
VOH	High-level output voltage	V <sub>ID</sub> = 200 mV,	$I_{OH} = -400  \mu A$	SN65173, SN75173	2.7			V
V	Low level output voltage	\/ 200 m\/	Coo Figure 1	$I_{OL} = 8 \text{ mA}$			0.45	V
VOL	Low-level output voltage	$V_{ID} = -200 \text{ mV},$	See Figure 1	I <sub>OL</sub> = 16 mA			0.5	V
I <sub>OZ</sub>	High-impedance-state output current	$V_0 = 0.4 \text{ V to } 2.4 \text{ V}$					±20	μΑ
1.	Line input current	Other input at 0 V,	See Note 3	V <sub>I</sub> = 12 V			1	mA
'	Line input current	Other input at 0 v,	See Note 3	V <sub>I</sub> = -7 V			-0.8	IIIA
lιΗ	High-level enable-input current	V <sub>IH</sub> = 2.7 V					20	μΑ
I <sub>IL</sub>	Low-level enable-input current	V <sub>IL</sub> = 0.4 V					-100	μΑ
rį	Input resistance				12		, and the second	kΩ
los	Short-circuit output current				-15		-85	mA
Icc	Supply current	Outputs disabled					70	mA


NOTE 3: Refer to TIA/EIA-422-B and TIA/EIA-423-B for exact conditions.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	V <sub>ID</sub> = -1.5 V	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$		20	35	ns
tPHL	Propagation delay time, high-to-low-level output	$C_L = 15 pF$ ,	See Figure 1		22	35	ns
tPZH	Output enable time to high level	$C_L = 15 pF$ ,	See Figure 2		17	22	ns
tpzL	Output enable time to low level	$C_L = 15 pF$ ,	See Figure 3		20	25	ns
tPHZ	Output disable time from high level	$C_L = 5 pF$ ,	See Figure 2		21	30	ns
tPLZ	Output disable time from low level	$C_L = 5 pF$ ,	See Figure 3		30	40	ns

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold voltage levels only.

#### PARAMETER MEASUREMENT INFORMATION




<sup>†</sup> Voltage for the SN55173 only.

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_{\Gamma} \le 6$  ns,  $t_{\Gamma} \le 6$ 

Figure 1. tplH, tpHL Test Circuit and Voltage Waveforms



† Voltage for the SN55173 only.


NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_r \le 6$  ns,  $t_f \le 6$  ns
- C. All diodes are 1N916, or equivalent.
- D. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted input waveform to  $\overline{G}$ .

Figure 2. t<sub>PHZ</sub>, t<sub>PZH</sub> Test Circuit and Voltage Waveforms



#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_f \le 6$  ns,  $t_f \le 6$  ns
- C. All diodes are 1N916, or equivalent.
- D. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted input waveform to  $\overline{G}$ .

Figure 3. tpzl, tpLZ Test Circuit and Voltage Waveforms

### TYPICAL CHARACTERISTICS<sup>†</sup>








Figure 5

<sup>†</sup> Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.




#### TYPICAL CHARACTERISTICS†






LOW-LEVEL OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE




OUTPUT VOLTAGE vs ENABLE G VOLTAGE




<sup>†</sup> Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



#### TYPICAL CHARACTERISTICS



#### **APPLICATION INFORMATION**



NOTE A: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

Figure 12. Typical Application Circuit







11-Jul-2015

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	<b>Device Marking</b>	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN55173J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN55173J	Samples
SN65173D	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 85		
SN65173DR	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 85		
SN65173N	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	-40 to 85		
SN75173D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75173	Sample
SN75173DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75173	Sample
SN75173DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75173	Sample
SN75173DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75173	Sample
SN75173DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75173	Sample
SN75173J	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI			
SN75173N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75173N	Sample
SN75173NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75173N	Sample
SN75173NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75173	Sample
SNJ55173FK	LIFEBUY	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ55 173FK	
SNJ55173J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ55173J	Sample

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE**: TI has discontinued the production of the device.

### PACKAGE OPTION ADDENDUM



11-Jul-2015

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN55173, SN75173:

Catalog: SN75173

Military: SN55173

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

## PACKAGE MATERIALS INFORMATION

14-Jul-2012 www.ti.com


### TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**





#### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75173DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN75173NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

www.ti.com 14-Jul-2012



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75173DR	SOIC	D	16	2500	333.2	345.9	28.6
SN75173NSR	SO	NS	16	2000	367.0	367.0	38.0

## 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## D (R-PDS0-G16)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity