











LMV7219 SNOS458G - APRIL 2000 - REVISED JANUARY 2015

LMV7219 7-ns 2.7-V to 5-V Comparator with Rail-to-Rail Output

Features

- $(V_S = 5 \text{ V}, T_A = 25^{\circ}\text{C}, \text{Typical Values Unless})$
- Propagation Delay 7 ns
- Low Supply Current 1.1 mA
- Input Common Mode Voltage Range Extends 200 mv Below Ground
- Ideal for 2.7-V and 5-V Single Supply Applications
- Internal Hysteresis Ensures Clean Switching
- Fast Rise and Fall Time 1.3 ns
- Available in Space-saving Packages: SC-70 and SOT-23

2 Applications

- Portable and Battery-powered Systems
- Scanners
- Set Top Boxes
- High Speed Differential Line Receiver
- Window Comparators
- Zero-crossing Detectors
- High-speed Sampling Circuits

3 Description

The LMV7219 is a low-power, high-speed comparator with internal hysteresis. The LMV7219 operating voltage ranges from 2.7 V to 5 V with push-pull railto-rail output. This device achieves a 7-ns propagation delay while consuming only 1.1 mA of supply current at 5 V.

The LMV7219 inputs have a common mode voltage range that extends 200 mV below ground, allowing ground sensing. The internal hysteresis ensures clean output transitions even with slow-moving inputs signals.


The LMV7219 is available in the SC-70 and SOT-23 packages, which are ideal for systems where small size and low power are critical.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
LMV7219	SC-70 (5)	2.00 mm × 1.25 mm			
LIVIVIZIS	SOT-23 (5)	2.88 mm × 1.60 mm			

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Typical Application



Page



Table of Contents

1	Features 1		7.2 Functional Block Diagram	10
2	Applications 1		7.3 Feature Description	10
3	Description 1		7.4 Device Functional Modes	10
4	Revision History2	8	Application and Implementation	<mark>1</mark> 1
5	Pin Configuration and Functions3		8.1 Application Information	11
6	Specifications4		8.2 Typical Application	1 1
•	6.1 Absolute Maximum Ratings	9	Power Supply Recommendations	14
	6.2 ESD Ratings	10	Layout	14
	6.3 Recommended Operating Conditions		10.1 Layout Guidelines	14
	6.4 Thermal Information		10.2 Layout Example	15
	6.5 Electrical Characteristics 2.7 V	11	Device and Documentation Support	16
	6.6 Electrical Characteristics 5 V		11.1 Documentation Support	16
	6.7 Typical Performance Characteristics		11.2 Trademarks	16
7	Detailed Description		11.3 Electrostatic Discharge Caution	16
•	7.1 Overview	12	Mechanical, Packaging, and Orderable Information	


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (April 2013) to Revision G **Page** Added, updated, or renamed the following sections: Device Information Table, Pin Configurations and Functions; Specifications; Application and Implementation; Power Supply Recommendations; Layout, Device and Changes from Revision E (March 2013) to Revision F



5 Pin Configuration and Functions



Pin Functions

	INI							
PIN		1/0	DESCRIPTION					
NUMBER	NAME	1,0	DECOMI HON					
1	OUT	0	Output					
2	V ⁻	I	Negative Supply					
3	+IN	I	Non-inverting input					
4	-IN	I	Inverting input					
5	V ⁺	I	Positive Supply					



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT	
Differential input voltage			± Supply Voltage		
Output short circuit duration	See ⁽³⁾				
Supply voltage (V ⁺ - V ⁻)			5.5	V	
Soldering information	Infrared or Convection (20 sec)		235	°C	
	Wave Soldering (10 sec)		260 (lead temp)	°C	
Voltage at input/output pins			(V ⁺) + 0.4 (V ⁻) - 0.4	V	
Current at input pin (4)			±10		
Maximum junction temperature			150	°C	
Storage temperature		-65	150	°C	

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical characteristics.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30mA over long term may adversely affect reliability.
- (4) Limiting input pin current is only necessary for input voltages that exceed absolute maximum input voltage ratings.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±150	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply voltages (V ⁺ - V ⁻)	2.7	5	V
Operating Temperature Range ⁽¹⁾	-40	+85	°C

¹⁾ The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/R_{\theta JA}$. All numbers apply for packages soldered directly into a PC board.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	DCK	DBV	LINUT	
I HERMAL WEIRIC'	5 PINS	5 PINS	UNIT	
R _{0JA} Junction-to-ambient thermal resistance	478	265	°C/W	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±150 V may actually have higher performance.



6.5 Electrical Characteristics 2.7 V

Unless otherwise specified, all limits ensured for $T_J = 25^{\circ}C$, $V_{CM} = V^{+}/2$, $V^{+} = 2.7$ V, $V^{-} = 0$ V, $C_L = 10$ pF and $R_L > 1M\Omega$ to V^{-} .

	PARAMETER		ONDITIONS	MIN	TYP ⁽¹⁾	MAX ⁽²⁾		
V _{OS} Input offset voltage					1	6	,	
V _{OS}	Input offset voltage	-40°C ≤ T _J ≤ +85°C				8	mV	
	land bing summed			450		950	^	
I _B	Input bias current	-40°C ≤ T _J ≤ +85°C			2000	nA		
	land offer a compart				50	200	^	
los	Input offset current	-40°C ≤ T _J ≤ +85°C				400	nA	
CMDD	Common mode valenties vatio	0.1/ .1/ .1.50.1/		62	85		75	
CMRR	Common mode rejection ratio	0 V < V _{CM} < 1.50 V	-40°C ≤ T _J ≤ +85°C	55			dB	
DCDD	Davier aventure in etian retin	\/t 0.7\/ to 5\/		65	85		5	
PSRR	Power supply rejection ratio	$V^+ = 2.7 \text{ V to 5 V}$	-40°C ≤ T _J ≤ +85°C	55			dB	
				V _{CC} −1.2	V _{CC} -1			
.,		CMDD . FO JD	-40°C ≤ T _J ≤ +85°C	V _{CC} -1.3			V	
V_{CM}	Input common-voltage range	CMRR > 50 dB			-0.2	-0.1	V	
			-40°C ≤ T _J ≤ +85°C			0		
	Output swing high	$I_1 = 4 \text{ mA},$		V _{CC} -0.3	V _{CC} -0.22			
		$V_{ID} = 500 \text{ mV}$	-40°C ≤ T _J ≤ +85°C	V _{CC} -0.4			V	
		I _L = 0.4 mA,		V _{CC} -0.05	V _{CC} -0.02		V	
		V _{ID} = 500 mV	-40°C ≤ T _J ≤ +85°C	V _{CC} −0.15				
V_{O}		I _L = −4 mA,			130	200		
	Outside sold and leave	$V_{ID} = -500 \text{ mV}$	-40°C ≤ T _J ≤ +85°C			300	>/	
	Output swing low	$I_L = -0.4 \text{ mA},$			15	50	mV	
		V _{ID} = −500 mV	-40°C ≤ T _J ≤ +85°C			150		
	Outside the state of section and	Sourcing, V _O = 0 V ⁽³⁾)		20		^	
I _{SC}	Output short circuit current	Sinking, $V_0 = 2.7 \text{ V}^{(3)}$)		20		mA	
	O	No Local			0.9	1.6	^	
I _S	Supply current	No Load	-40°C ≤ T _J ≤ +85°C			2.2	mA	
V _{HYST}	Input hysteresis voltage	See ⁽⁴⁾			7		mV	
V_{TRIP}^{+}	Input referred positive trip point	(see Figure 19)			3	8	mV	
V _{TRIP} -	Input referred negative trip point	(see Figure 19)		-8	-4		mV	
		Overdrive = 5 mV, V	$_{CM} = 0V^{(5)}$		12			
t _{PD}	Propagation delay	Overdrive = 15 mV,	$V_{\rm CM} = 0 \ V^{(5)}$		11		ns	
		Overdrive = 50 mV,			10	20		
t _{SKEW}	Propagation delay skew	See ⁽⁶⁾			1		ns	
t _r	Output rise time	10% to 90%			2.5		ns	
t _f	Output fall time	90% to 10%			2		ns	

Typical Values represent the most likely parametric norm.

All limits are specified by testing or statistical analysis.

Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30mA over long term may adversely affect reliability.

The LMV7219 comparator has internal hysteresis. The trip points are the input voltage needed to change the output state in each direction. The offset voltage is defined as the average of V_{trip}^+ and V_{trip}^- , while the hysteresis voltage is the difference of these two. Propagation delay measurements made with 100 mV steps. Overdrive is measured relative to V_{Trip} .

Propagation Delay Skew is defined as absolute value of the difference between tpDLH and tpDHL.



6.6 Electrical Characteristics 5 V

Unless otherwise specified, all limits ensured for $T_1 = 25^{\circ}$ C, $V_{CM} = V^{+}/2$, $V^{+} = 5$ V, $V^{-} = 0$ V, $C_1 = 10$ pF and $R_1 > 1$ M Ω to V^{-}

PARAMETER		TEST CO	NDITIONS	MIN	TYP ⁽¹⁾	MAX ⁽²⁾	UNIT	
1/	Innut offeet veltere				1	6	m\/	
Vos	Input offset voltage	-40°C ≤ T _J ≤ +85°C	-40 °C $\leq T_J \leq +85$ °C			8	mV	
	Innut bigg gurrent				500	950	π Λ	
I _B	Input bias current	-40°C ≤ T _J ≤ +85°C				2000	nA	
	land offert comment				50	200	^	
los	Input offset current	-40°C ≤ T _J ≤ +85°C				400	nA	
CMDD		0.1/ .1/ .2.0.1/		65	85		-10	
CMRR	Common mode rejection ratio	$0 \text{ V} < \text{V}_{\text{CM}} < 3.8 \text{ V}$	-40°C ≤ T _J ≤ +85°C	55			dB	
DODD	Daniel and a state of the state of	\t\ 0.7\\\- 5\\		65	85		-in	
PSRR	Power supply rejection ratio	$V^+ = 2.7 \text{ V to 5 V}$	-40°C ≤ T _J ≤ +85°C	55			dB	
				V _{CC} −1.2	V _{CC} -1		.,	
	Input common-mode voltage	01100 50 10	-40°C ≤ T _J ≤ +85°C	V _{CC} -1.3			V	
V_{CM}	range	CMRR > 50 dB			-0.2	-0.1	.,	
			-40°C ≤ T _J ≤ +85°C			0	V	
		$I_1 = 4 \text{ mA},$		V _{CC} -0.2	V _{CC} −0.13			
	Output swing high	$V_{ID} = 500 \text{ mV}$	-40°C ≤ T _J ≤ +85°C	V _{CC} -0.3			.,	
		$I_1 = 0.4 \text{ mA},$	-	V _{CC} -0.05	V _{CC} -0.02		V	
		$V_{ID} = 500 \text{ mV}$	-40°C ≤ T _J ≤ +85°C	V _{CC} -0.15				
V_{O}		$I_1 = -4 \text{ mA},$			80	180		
		$V_{ID} = -500 \text{ mV}$	-40°C ≤ T _J ≤ +85°C			280		
	Output swing low	I _L = −0.4 mA,			10	50	mV	
		$V_{ID} = -500 \text{ mV}$	-40°C ≤ T _J ≤ +85°C			150		
		2	-	30	68			
		Sourcing, $V_O = 0 V^{(3)}$	-40°C ≤ T _J ≤ +85°C	20				
I _{SC}	Output short circuit current	(2)		30	65		mA	
		Sinking, $V_0 = 5 V^{(3)}$	-40°C ≤ T _J ≤ +85°C	20				
			-		1.1	1.8		
I _S	Supply current	No Load	-40°C ≤ T _J ≤ +85°C			2.4	mA	
V _{HYST}	Input hysteresis voltage	See ⁽⁴⁾	-		7.5		mV	
V_{Trip}^+	Input referred positive trip point	(See Figure 19)			3.5	8	mV	
V _{Trip} -	Input referred negative trip point	(See Figure 19)		-8	-4		mV	
		Overdrive = 5 mV, V _{CN}	$_{M} = 0 \ V^{(5)}$		9			
t _{PD}	Propagation delay	Overdrive = 15 mV, V ₀			8	20	ns	
	•	Overdrive = 50 mV, V ₀			7	19		
t _{SKEW}	Propagation delay skew	See ⁽⁶⁾			0.4		ns	
t _r	Output rise time	10% to 90%			1.3		ns	
t _f	Output fall time	90% to 10%			1.25		ns	

Typical Values represent the most likely parametric norm.

All limits are specified by testing or statistical analysis.

Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30mA over long term may adversely


⁽⁴⁾ The LMV7219 comparator has internal hysteresis. The trip points are the input voltage needed to change the output state in each direction. The offset voltage is defined as the average of V_{trip}^* and V_{trip}^- , while the hysteresis voltage is the difference of these two. Propagation delay measurements made with 100 mV steps. Overdrive is measured relative to V_{Trip} .

Propagation Delay Skew is defined as absolute value of the difference between t_{PDLH} and t_{PDHL}.



6.7 Typical Performance Characteristics

Unless otherwise specified, $V_S = 5 \text{ V}$, $C_L = 10 \text{ pF}$, $T_A = 25^{\circ}\text{C}$







Figure 1. Supply Current vs. Supply Voltage



2.7 3.2

Figure 2. V_{OS} vs. Supply Voltage




Figure 3. Input Offset and Trip Voltage vs. Supply Voltage

 V_{SUPPLY} (V)




Figure 4. Sourcing Current vs. Output Voltage




Figure 5. Sourcing Current vs. Output Voltage


Figure 6. Sinking Current vs. Output Voltage

Submit Documentation Feedback

STRUMENTS


Typical Performance Characteristics (continued)

Unless otherwise specified, $V_S = 5 \text{ V}$, $C_L = 10 \text{ pF}$, $T_A = 25^{\circ}\text{C}$




 $V_S = 5 V$

Figure 7. Sinking Current vs. Output Voltage




 $V_{S} = 2.7 \ V$ $V_{OD} = 15 \text{ mV}$

Figure 8. Propagation Delay vs. Temperature



 $V_S = 5V$ $V_{OD} = 15 \text{ mV}$



 $V_S = 5 V$ $V_{OD} = 15 \text{ mV}$

Figure 9. Propagation Delay vs. Temperature






Figure 11. Propagation Delay vs. Input Overdrive





 $V_{S} = 2.7 \ V$ $C_L = 10 pF$ $V_{OD} = 15 \text{ mV}$

Figure 12. Propagation Delay (t_{PD}-)


Submit Documentation Feedback

Copyright © 2000-2015, Texas Instruments Incorporated



Typical Performance Characteristics (continued)

Unless otherwise specified, $V_S = 5 \text{ V}$, $C_L = 10 \text{ pF}$, $T_A = 25^{\circ}\text{C}$






7 Detailed Description

7.1 Overview

LMV7219 is a single supply comparator with internal hysteresis, 7 ns of propagation delay and only 1.1 mA of supply current.

The LMV7219 has a typical input common mode voltage range of -0.2 V below the ground to 1 V below V_{cc} . The differential input stage is a pair of PNP transistors, therefore, the input bias current flows out of the device. If either of the input signals falls below the negative common mode limit, the parasitic PN junction formed by the substrate and the base of the PNP will turn on, resulting in an increase of input bias current.

7.2 Functional Block Diagram



7.3 Feature Description

If one of the inputs goes above the positive common mode limit, the output will still maintain the correct logic level as long as the other input stays within the common mode range. However, the propagation delay will increase. When both inputs are outside the common mode voltage range, current saturation occurs in the input stage, and the output becomes unpredictable.

7.4 Device Functional Modes

The propagation delay does not increase significantly with large differential input voltages. However, large differential voltages greater than the supply voltage should be avoided to prevent damages to the input stage.

The LMV7219 has a push-pull output. When the output switches, there is a direct path between V_{CC} and ground, causing high output sinking or sourcing current during the transition. After the transition, the output current decreases and the supply current settles back to about 1.1 mA at 5 V, thus conserving power consumption.

Most high-speed comparators oscillate when the voltage of one of the inputs is close to or equal to the voltage on the other input due to noise or undesirable feedback. The LMV7219 has 7 mV of internal hysteresis to counter parasitic effects and noise. The hysteresis does not change significantly with the supply voltages and the common mode input voltages as reflected in the specification table.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The following section explains in detail how to manipulate the hysteresis voltage of the LMV7219. Detailed expressions are provided along with practical considerations for designing hysteresis.

8.2 Typical Application

Figure 14 shows the typical method of adding external hysteresis to a comparator. The positive feedback is responsible for shifting the comparator trip point depending on the state of the output.




Figure 14. Additional Hysteresis

8.2.1 Design Requirements

The internal hysteresis creates two trip points, one for the rising input voltage and one for the falling input voltage, as shown in Figure 19. The difference between the trip points is the hysteresis. With internal hysteresis, when the comparator's input voltages are equal, the hysteresis effectively causes one comparator-input voltage to move quickly past the other, thus taking the input out of the region where oscillation occurs. Standard comparators require hysteresis to be added with external resistors. The fixed internal hysteresis eliminates these resistors.

8.2.2 Detailed Design Procedure

8.2.2.1 Additional Hysteresis

If additional hysteresis is desired, this can be done with the addition of three resistors using positive feedback, as shown in Figure 14. The positive feedback method slows the comparator response time. Calculate the resistor values as follows:

1. Select R3. The current through R3 should be greater than the input bias current to minimize errors. The current through R3 (I_F) at the trip point is (V_{REF} - V_{OUT}) /R3. Consider the two possible output states when solving for R3, and use the smaller of the two resulting resistor values. The two formulas are:

$$R3 = V_{REF}/I_{F} \tag{1}$$

When $V_{OUT} = 0$:

$$R3 = V_{CC} - V_{REF} / I_{F}$$
 (2)

When $V_{OUT} = V_{CC}$:

- 2. Choose a hysteresis band required (V_{HB}).
- 3. Calculate R1, where R1 = R3 $X(V_{HB}/V_{CC})$

Submit Documentation Feedback



Typical Application (continued)

- 4. Choose the trip point for V_{IN} rising. This is the threshold voltage (V_{THR}) at which the comparator switches from low to high as V_{IN} rises about the trip point.
- 5. Calculate R2 as follows:

$$R_{2} = \frac{1}{\left(\frac{V_{THR}}{V_{REF} \times R_{1}}\right) - \frac{1}{R_{1}} - \frac{1}{R_{3}}}$$
(3)

6. Verify the trip voltage and hysteresis as follows:

$$V_{IN} \text{ rising: } V_{THR} = V_{REF} \times R_1 \times \left(\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3}\right)$$

$$V_{IN} \text{ falling: } V_{THF} = V_{THR} - \left(\frac{R_1 \times V_{CC}}{R_3}\right)$$

$$Hysteresis = V_{THR} - V_{THF}$$
(4)

This method is recommended for additional hysteresis of up to a few hundred millivolts. Beyond that, the impedance of R3 is low enough to affect the bias string and adjustment of R1 may be also required.

8.2.2.2 Zero-Crossing Detector

The inverting input is connected to ground and the non-inverting input is connected to 100mVp-p signal. As the signal at the non-inverting input crosses 0 V, the comparator's output Changes State.




Figure 15. Zero-Crossing Detector

8.2.2.3 Threshold Detector

Instead of tying the inverting input to 0 V, the inverting input can be tied to a reference voltage. The non-inverting input is connected to the input. As the input passes the V_{REF} threshold, the comparator's output changes state.




Figure 16. Threshold Detector



Typical Application (continued)

8.2.2.4 Crystal Oscillator

A simple crystal oscillator using the LMV7219 is shown in Figure 17. Resistors R1 and R2 set the bias point at the comparator's non-inverting input. Resistors R3, R4 and C1 sets the inverting input node at an appropriate DC average level based on the output. The crystal's path provides resonant positive feedback and stable oscillation occurs. The output duty cycle for this circuit is roughly 50%, but it is affected by resistor tolerances and to a lesser extent by the comparator offset.




Figure 17. Crystal Oscillator

8.2.2.5 IR Receiver

The LMV7219 is an ideal candidate to be used as an infrared receiver. The infrared photo diode creates a current relative to the amount of infrared light present. The current creates a voltage across RD. When this voltage level cross the voltage applied by the voltage divider to the inverting input, the output transitions.




Figure 18. IR Receiver

8.2.3 Application Curve




Figure 19. Input and Output Waveforms, Non-Inverting Input Varied



9 Power Supply Recommendations

The LMV7219 can operate off a single supply or with dual supplies as long as the input CM voltage range (V_{CM}) has the required headroom to the positive rail V+. The input range extends to slightly below V- voltage. Supplies should be decoupled with low inductance, often ceramic, capacitors to ground less than 0.5 inches from the device pins. The use of ground plane is recommended, and as in most high speed devices, it is advisable to remove ground plane close to device sensitive pins such as the inputs.

10 Layout

10.1 Layout Guidelines

10.1.1 Circuit Layout and Bypassing

The LMV7219 requires high-speed layout. Follow these layout guidelines:

- 1. Power supply bypassing is critical, and will improve stability and eliminate possible output chatter. A decoupling capacitor such as 0.1-μF ceramic should be placed as close as possible to V⁺ pin (and to V- pin if used with dual supplies) as shown in Figure 20. An additional 2.2-μF tantalum capacitor may be required for extra noise reduction.
- 2. Keep all leads short to reduce stray capacitance and lead inductance. It will also minimize unwanted parasitic feedback around the comparator.
- 3. The device should be soldered directly to the PC board instead of using a socket.
- 4. Use a PC board with a good, unbroken low inductance ground plane as shown in Figure 20. Make sure ground paths are low-impedance, especially were heavier currents are flowing.
- 5. Input traces should be kept away from output traces. This can be achieved by running a topside ground plane between the output and inputs.
- 6. Run the ground trace under the device up to the bypass capacitor to shield the inputs from the outputs.
- 7. To prevent parasitic feedback when input signals are slow-moving, a small capacitor of 1000 pF or less can be placed between the inputs. It can also help eliminate oscillations in the transition region. However, this capacitor can cause some degradation to t_{nd} when the source impedance is low.



10.2 Layout Example




Figure 20. SOT-23 Board Layout Example

Copyright © 2000–2015, Texas Instruments Incorporated

Submit Documentation Feedback

15



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation, see the following:

- Absolute Maximum Ratings for Soldering (SNOA549)
- Semiconductor and IC Package Thermal Metrics (SPRA953)

11.2 Trademarks

All trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





29-Dec-2014

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMV7219M5	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 85	C14A	
LMV7219M5/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	C14A	Samples
LMV7219M5X	NRND	SOT-23	DBV	5	3000	TBD	Call TI	Call TI	-40 to 85	C14A	
LMV7219M5X/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	C14A	Samples
LMV7219M7	NRND	SC70	DCK	5	1000	TBD	Call TI	Call TI	-40 to 85	C15	
LMV7219M7/NOPB	ACTIVE	SC70	DCK	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	C15	Samples
LMV7219M7X	NRND	SC70	DCK	5	3000	TBD	Call TI	Call TI	-40 to 85	C15	
LMV7219M7X/NOPB	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	C15	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

29-Dec-2014

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Dec-2014

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV7219M5	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV7219M5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV7219M5X	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV7219M5X/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV7219M7	SC70	DCK	5	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV7219M7/NOPB	SC70	DCK	5	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV7219M7X	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV7219M7X/NOPB	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3

www.ti.com 29-Dec-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV7219M5	SOT-23	DBV	5	1000	210.0	185.0	35.0
LMV7219M5/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LMV7219M5X	SOT-23	DBV	5	3000	210.0	185.0	35.0
LMV7219M5X/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LMV7219M7	SC70	DCK	5	1000	210.0	185.0	35.0
LMV7219M7/NOPB	SC70	DCK	5	1000	210.0	185.0	35.0
LMV7219M7X	SC70	DCK	5	3000	210.0	185.0	35.0
LMV7219M7X/NOPB	SC70	DCK	5	3000	210.0	185.0	35.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

logic.ti.com

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security

Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense power.ti.com

Microcontrollers www.ti.com/video microcontroller.ti.com Video and Imaging

www.ti-rfid.com

OMAP Applications Processors TI E2E Community www.ti.com/omap e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity