

Sample &

Buy





#### LM6181

SNOS634C - MAY 1998 - REVISED SEPTEMBER 2014

# LM6181 100 mA, 100 MHz Current Feedback Amplifier

Technical

Documents

## 1 Features<sup>(1)</sup>

- Slew Rate: 2000 V/µs
- Settling Time (0.1%): 50 ns
- Characterized for Supply Ranges: ± 5 V and ±15 V
- Low Differential Gain and Phase Error: 0.05%, 0.04°
- High Output Drive: ±10 V into 100 Ω
- Ensured Bandwidth and Slew Rate
- Improved Performance Over EL2020, OP160, AD844, LT1223 and HA5004

**Cable Driver** 

50Ω

50.0

50Ω CABLE

Vout

LM618

820Ω

820Ω

(1) Typical, unless otherwise noted

## 2 Applications

- Coax Cable Driver
- Video Amplifier
- Flash ADC Buffer

50 D

- High Frequency Filter
- Scanner and Imaging Systems

## 3 Description

Tools &

Software


The LM6181 current-feedback amplifier offers an unparalleled combination of bandwidth, slew-rate, and output current. The amplifier can directly drive up to 100 pF capacitive loads without oscillating and a 10-V signal into a  $50-\Omega$  or  $75-\Omega$  back-terminated coax cable system over the full industrial temperature range. This represents a radical enhancement in output drive capability for an 8-pin PDIP high-speed amplifier making it ideal for video applications.

Built on TI's advanced high-speed VIP<sup>TM</sup> II (Vertically Integrated PNP) process, the LM6181 employs current-feedback providing bandwidth that does not vary dramatically with gain; 100 MHz at  $A_V = -1$ , 60 MHz at  $A_V = -10$ . With a slew rate of 2000V/µs, 2nd harmonic distortion of -50 dBc at 10 MHz and settling time of 50 ns (0.1%) the LM6181 dynamic performance makes it ideal for data acquisition, high speed ATE, and precision pulse amplifier applications.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
LM6181	PDIP (8)	9.81 mm × 6.35 mm				
LM6181	CDIP (8)	10.16 mm × 6.502 mm				
LM6181	SOIC (16)	9.90 mm × 3.91 mm				

(1) For all available packages, see the orderable addendum at the end of the datasheet.



Time (50 ns/div)

## **Table of Contents**

1	Feat	tures 1
2		lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	Handling Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	±15V DC Electrical Characteristics 5
	6.6	±15V AC Electrical Characteristics 6
	6.7	±5V DC Electrical Characteristics
	6.8	±5V AC Electrical Characteristics
	6.9	Typical Performance Characteristics 9

7	Тур	ical Applications	22
	7.1	Current Feedback Topology	22
	7.2	Power Supply Bypassing and Layout Considerations	23
	7.3	Feedback Resistor Selection: Rf	23
	7.4	Slew Rate Considerations	24
	7.5	Driving Capacitive Loads	25
	7.6	Capacitive Feedback	27
8	Арр	lication and Implementation	28
	8.1	Typical Application	28
9	Dev	ice and Documentation Support	32
	9.1	Trademarks	32
	9.2	Electrostatic Discharge Caution	32
	9.3	Glossary	32
10		chanical, Packaging, and Orderable	
		rmation	32

## **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision B (May 2013) to Revision C


Page


•	Changed layout of National Data Sheet to TI format	1
Ch	hanges from Revision A (May 2013) to Revision B	Page
•	Deleted $T_J = 25^{\circ}C$ for Electrical Characteristics tables	5
•	Changed "Junction Temperature Range" to " Operating Temperature Range" and deleted $T_J$	4
•	Changed data sheet structure and organization. Added, updated, or renamed the following sections: Device Information Table, Pin Configuration and Functions, Application and Implementation; Device and Documentation Support; Mechanical, Packaging, and Ordering Information. Updated selected plots for readability.	1



## 5 Pin Configuration and Functions

\* indicates heat sinking pins<sup>(1)</sup>





#### Pin Functions

PIN		PIN		PIN		PIN		
	NU	MBER	I/O	DESCRIPTION				
NAME	NAB, P, D (8) D (16)							
-IN	2	2	I	Inverting Input				
+IN	3	3	I	Non-inverting Input				
N/C	1, 5, 8	5, 6, 7 12, 13, 14, 15	—	No Connection				
OUTPUT	6	10	0	Output				
V-	4	1, 4, 8, 9, 16	I	Negative Supply				
V+	7	11	I	Positive Supply				

(1) The typical junction-to-ambient thermal resistance of the molded PDIP package soldered directly into a PC board is 102°C/W. The junction-to-ambient thermal resistance of the SOIC package mounted flush to the PC board is 70°C/W when pins 1, 4, 8, 9 and 16 are soldered to a total 2 in<sup>2</sup> 1 oz. copper trace. The 16-pin SOIC package must have pin 4 and at least one of pins 1, 8, 9, or 16 connected to V<sup>-</sup> for proper operation. The typical junction-to-ambient thermal resistance of the SOIC package soldered directly into a PC board is 153°C/W.

TEXAS INSTRUMENTS

www.ti.com

### 6 Specifications

### 6.1 Absolute Maximum Ratings<sup>(1)(2)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
Supply Voltage				±18	V
Differential Input Voltage				±6	V
nput Voltage				±Supply Voltage	V
Inverting Input Current	Inverting Input Current				mA
	PDIP Package	Soldering (10 sec)		260	°C
Soldering Information		Vapor Phase (60 seconds)		215	°C
	SOIC Package	Infrared (15 seconds)		220	°C
Output Short Circuit				See <sup>(3)</sup>	
Maximum Junction Tempe	erature			150	°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating ratings indicate conditions the device is intended to be functional, but device parameter specifications may not be ensured under these conditions. For ensured specifications and test conditions, see the Electrical Characteristics.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(3) Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±130 mA over a long term basis may adversely affect reliability.

### 6.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	le	-65	+150	°C
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>		±3000	V

 JEDEC document JEP155 states that 3000-V HBM allows safe manufacturing with a standard ESD control process. Human body model 100 pF and 1.5 kΩ.

#### 6.3 Recommended Operating Conditions<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply Voltage Range		7	32	V
Supply Voltage Range Dperating Temperature Range	LM6181AM	-55	+125	°C
	LM6181AI, LM6181I	-40	+85	°C

(1) For ensured Military Temperature Range parameters see RETS6181X.

#### 6.4 Thermal Information

THERMAL METRIC <sup>(1)(2)</sup>		P (PDIP)	D (SOIC)	D (SOIC)	UNIT
		8 PINS	8 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	102	153	70	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	42	42	38	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
(2) The typical junction-to-ambient thermal resistance of the molded PDIP package soldered directly into a PC board is 102°C/W. The

(2) The typical junction-to-ambient thermal resistance of the NOIded PDIP package soldered directly into a PC board is 102 C/W. The junction-to-ambient thermal resistance of the SOIC package mounted flush to the PC board is 70°C/W when pins 1, 4, 8, 9 and 16 are soldered to a total 2 in 2 1 oz. copper trace. The 16-pin SOIC package must have pin 4 and at least one of pins 1, 8, 9, or 16 connected to V- for proper operation. The typical junction-to-ambient thermal resistance of the SOIC package soldered directly into a PC board is 153°C/W."



#### 6.5 ±15V DC Electrical Characteristics

The following specifications apply for Supply Voltage =  $\pm 15V$ ,  $R_F = 820 \Omega$ , and  $R_L = 1 k\Omega$  unless otherwise noted. **Boldface** limits apply at the temperature extremes.

	PARAMETER	TEST CONDITIONS	IDITIONS LM6181AM		LM61	81AI	LM6 <sup>2</sup>	1811	
			TYP <sup>(1)</sup>	LIMIT <sup>(2)</sup>	TYP <sup>(1)</sup>	LIMIT <sup>(2)</sup>	TYP <sup>(1)</sup>	LIMIT <sup>(2)</sup>	UNIT
V <sub>OS</sub>	Input Offset Voltage		2.0	3.0 <b>4.0</b>	2.0	3.0 <b>3.5</b>	3.5	5.0 <b>5.5</b>	mV max
TC V <sub>OS</sub>	Input Offset Voltage Drift		5.0		5.0		5.0		µV/°C
I <sub>B</sub>	Inverting Input Bias Current		2.0	5.0 <b>12.0</b>	2.0	5.0 <b>12.0</b>	5.0	10 <b>17.0</b>	μA
	Non-Inverting Input Bias Current		0.5	1.5 <b>3.0</b>	0.5	1.5 <b>3.0</b>	2.0	3.0 <b>5.0</b>	max
TC I <sub>B</sub>	Inverting Input Bias Current Drift		30		30		30		
	Non-Inverting Input Bias Current Drift		10		10		10		nA/°C
I <sub>B</sub> PSR	Inverting Input Bias Current Power Supply Rejection	$V_{S} = \pm 4.5 V, \pm 16 V$	0.3	0.5 <b>3.0</b>	0.3	0.5 <b>3.0</b>	0.3	0.75 <b>4.5</b>	
	Non-Inverting Input Bias Current Power Supply Rejection	$V_{S} = \pm 4.5 V, \pm 16 V$	0.05	0.5 <b>1.5</b>	0.05	0.5 <b>1.5</b>	0.05	0.5 <b>3.0</b>	μΑ/V
I <sub>B</sub> CMR	Inverting Input Bias Current Common Mode Rejection	$-10V \le V_{CM} \le +10V$	0.3	0.5 <b>0.75</b>	0.3	0.5 <b>0.75</b>	0.3	0.75 <b>1.0</b>	max
	Non-Inverting Input Bias Current Common Mode Rejection	$-10V \le V_{CM} \le +10V$	0.1	0.5 <b>0.5</b>	0.1	0.5 <b>0.5</b>	0.1	0.5 <b>0.5</b>	
CMRR	Common Mode Rejection Ratio	$-10V \le V_{CM} \le +10V$	60	50 <b>50</b>	60	50 <b>50</b>	60	50 <b>50</b>	dB min
PSRR	Power Supply Rejection Ratio	$V_{S} = \pm 4.5V, \pm 16V$	80	70 <b>70</b>	80	70 <b>70</b>	80	70 <b>65</b>	dB min
R <sub>O</sub>	Output Resistance	$A_V = -1$ , f = 300 kHz	0.2		0.2		0.2		Ω
R <sub>IN</sub>	Non-Inverting Input Resistance		10		10		10		MΩ min
Vo	Output Voltage Swing	$R_L = 1 k\Omega$	12	11 <b>11</b>	12	11 <b>11</b>	12	11 <b>11</b>	V
		$R_L = 100\Omega$	11	10 <b>7.5</b>	11	10 <b>8.0</b>	11	10 <b>8.0</b>	min
I <sub>SC</sub>	Output Short Circuit Current		130	100 <b>75</b>	130	100 <b>85</b>	130	100 <b>85</b>	mA min
Z <sub>T</sub>	Transimpedance	$R_L = 1 k\Omega$	1.8	1.0 <b>0.5</b>	1.8	1.0 <b>0.5</b>	1.8	0.8 <b>0.4</b>	MΩ
		R <sub>L</sub> = 100Ω	1.4	0.8 <b>0.4</b>	1.4	0.8 <b>0.4</b>	1.4	0.7 <b>0.35</b>	min
I <sub>S</sub>	Supply Current	No Load, $V_{O} = 0V$	7.5	10 <b>10</b>	7.5	10 <b>10</b>	7.5	10 <b>10</b>	mA max
V <sub>CM</sub>	Input Common Mode Voltage Range		V <sup>+</sup> - 1.7 V <sup>-</sup> + 1.7		V <sup>+</sup> − 1.7 V <sup>−</sup> + 1.7		V <sup>+</sup> − 1.7 V <sup>−</sup> + 1.7		V

(1) Typical values represent the most likely parametric norm.

(2) All limits ensured at room temperature (standard type face) or at operating temperature extremes (bold face type).

## 6.6 ±15V AC Electrical Characteristics

The following specifications apply for Supply Voltage =  $\pm 15V$ , R<sub>F</sub> = 820  $\Omega$ , R<sub>L</sub> = 1 k $\Omega$  unless otherwise noted. **Boldface** limits apply at the temperature extremes.

	PARAMETER	TEST CONDITIONS	LM6181AM		LM61	LM6181AI		811	UNIT
			TYP <sup>(1)</sup>	LIMIT <sup>(2)</sup>	TYP <sup>(1)</sup>	LIMIT <sup>(2)</sup>	TYP <sup>(1)</sup>	LIMIT <sup>(2)</sup>	
		A <sub>V</sub> = +2	100		100		100		
	Closed Loop	A <sub>V</sub> = +10	80		80		80		MHz
BW	Bandwidth −3 dB	A <sub>V</sub> = −1	100	80	100	80	100	80	MHz min
		A <sub>V</sub> = −10	60		60		60		
PBW	Power Bandwidth	$A_V = -1, V_O = 5 V_{PP}$	60		60		60		
		Overdriven	2000		2000		2000		Maria
SR	Slew Rate	$A_V = -1, V_O = \pm 10V,$ $R_L = 150\Omega^{(3)}$	1400	1000	1400	1000	1400	1000	V/µs min
t <sub>s</sub>	Settling Time (0.1%)	$A_V = -1, V_O = \pm 5V$ $R_L = 150\Omega$	50		50		50		
t <sub>r</sub> , t <sub>f</sub>	Rise and Fall Time	$V_0 = 1 V_{PP}$	5		5		5		ns
t <sub>p</sub>	Propagation Delay Time	V <sub>O</sub> = 1 V <sub>PP</sub>	6		6		6		
i <sub>n(+)</sub>	Non-Inverting Input Noise Current Density	f = 1 kHz	3		3		3		pA/√Hz
i <sub>n(-)</sub>	Inverting Input Noise Current Density	f = 1 kHz	16		16		16		pA/√Hz
e <sub>n</sub>	Input Noise Voltage Density	f = 1 kHz	4		4		4		pA/√Hz
	Second Harmonic Distortion	2 V <sub>PP</sub> , 10 MHz	-50		-50		-50		-ID -
	Third Harmonic Distortion	2 V <sub>PP</sub> , 10 MHz	-55		-55		-50		dBc
	Differential Gain	$R_{L} = 150\Omega, A_{V} = +2, NTSC$	0.05%		0.05%		0.05%		
	Differential Phase	$R_{L} = 150\Omega, A_{V} = +2, NTSC$	0.04		0.04		0.04		Deg

Typical values represent the most likely parametric norm.
All limits ensured at room temperature (standard type face) or at operating temperature extremes (bold face type).
Measured from +25% to +75% of output waveform.



### 6.7 ±5V DC Electrical Characteristics

The following specifications apply for Supply Voltage =  $\pm 5V$ ,  $R_F = 820 \Omega$ , and  $R_L = 1 k\Omega$  unless otherwise noted. **Boldface** limits apply at the temperature extremes.

	PARAMETER	<b>TEST CONDITIONS</b>	LM6181AM		LM61	81AI	LM6	181I	
			TYP <sup>(1)</sup>	LIMIT <sup>(2)</sup>	<b>TYP</b> <sup>(1)</sup>	LIMIT <sup>(2)</sup>	TYP <sup>(1)</sup>	LIMIT <sup>(2)</sup>	UNIT
V <sub>OS</sub>	Input Offset Voltage		1.0	2.0 <b>3.0</b>	1.0	2.0 <b>2.5</b>	1.0	3.0 <b>3.5</b>	mV max
TC V <sub>OS</sub>	Input Offset Voltage Drift		2.5		2.5		2.5		µV/°C
I <sub>B</sub>	Inverting Input Bias Current		5.0	10 <b>22</b>	5.0	10 <b>22</b>	5.0	17.5 <b>27.0</b>	μA
	Non-Inverting Input Bias Current		0.25	1.5 <b>1.5</b>	0.25	1.5 <b>1.5</b>	0.25	3.0 <b>5.0</b>	max
TC I <sub>B</sub>	Inverting Input Bias Current Drift		50		50		50		~ \/°C
	Non-Inverting Input Bias Current Drift		3.0		3.0		3.0		nA/°C
I <sub>B</sub> PSR	Inverting Input Bias Current Power Supply Rejection	$V_{S} = \pm 4.0V, \pm 6.0V$	0.3	0.5 <b>0.5</b>	0.3	0.5 <b>0.5</b>	0.3	1.0 <b>1.0</b>	
	Non-Inverting Input Bias Current Power Supply Rejection	$V_{S} = \pm 4.0V, \pm 6.0V$	0.05	0.5 <b>0.5</b>	0.05	0.5 <b>0.5</b>	0.05	0.5 <b>0.5</b>	µA/V
I <sub>B</sub> CMR	Inverting Input Bias Current Common Mode Rejection	$-2.5V \le V_{CM} \le +2.5V$	0.3	0.5 <b>1.0</b>	0.3	0.5 <b>1.0</b>	0.3	1.0 <b>1.5</b>	max
	Non-Inverting Input Bias Current Common Mode Rejection	$-2.5 \text{V} \le \text{V}_{\text{CM}} \le +2.5 \text{V}$	0.12	0.5 <b>1.0</b>	0.12	0.5 <b>0.5</b>	0.12	0.5 <b>0.5</b>	
CMRR	Common Mode Rejection Ratio	$-2.5 \text{V} \leq \text{V}_{\text{CM}} \leq +2.5 \text{V}$	57	50 <b>47</b>	57	50 <b>47</b>	57	50 <b>47</b>	dB
PSRR	Power Supply Rejection Ratio	$V_{S} = \pm 4.0V, \pm 6.0V$	80	70 <b>70</b>	80	70 <b>70</b>	80	64 <b>64</b>	min
R <sub>O</sub>	Output Resistance	A <sub>V</sub> = −1, f = 300 kHz	0.25		0.25		0.25		Ω
R <sub>IN</sub>	Non-Inverting Input Resistance		8		8		8		MΩ min
Vo	Output Voltage Swing	$R_L = 1 k\Omega$	2.6	2.25 <b>2.2</b>	2.6	2.25 <b>2.25</b>	2.6	2.25 <b>2.25</b>	V
		R <sub>L</sub> = 100Ω	2.2	2.0 <b>2.0</b>	2.2	2.0 <b>2.0</b>	2.2	2.0 <b>2.0</b>	min
I <sub>SC</sub>	Output Short Circuit Current		100	75 <b>70</b>	100	75 <b>70</b>	100	75 <b>70</b>	mA min
Z <sub>T</sub>	Transimpedance	$R_L = 1 k\Omega$	1.4	0.75 <b>0.35</b>	1.4	0.75 <b>0.4</b>	1.0	0.6 <b>0.3</b>	MΩ
		R <sub>L</sub> = 100Ω	1.0	0.5 <b>0.25</b>	1.0	0.5 <b>0.25</b>	1.0	0.4 <b>0.2</b>	min
I <sub>S</sub>	Supply Current	No Load, $V_O = 0V$	6.5	8.5 <b>8.5</b>	6.5	8.5 <b>8.5</b>	6.5	8.5 <b>8.5</b>	mA max
V <sub>CM</sub>	Input Common Mode Voltage Range		V <sup>+</sup> − 1.7 V <sup>-</sup> + 1.7		V <sup>+</sup> − 1.7 V <sup>-</sup> + 1.7		V <sup>+</sup> − 1.7 V <sup>-</sup> + 1.7		V

(1) Typical values represent the most likely parametric norm.

(2) All limits ensured at room temperature (standard type face) or at operating temperature extremes (bold face type).

## 6.8 ±5V AC Electrical Characteristics

The following specifications apply for Supply Voltage =  $\pm 5V$ , R<sub>F</sub> = 820  $\Omega$ , and R<sub>L</sub> = 1 k $\Omega$  unless otherwise noted. **Boldface** limits apply at the temperature extremes.

	PARAMETER	TEST CONDITIONS	LM61	81AM	LM61	81AI	LM6181I			
			TYP <sup>(1)</sup>	LIMIT <sup>(2)</sup>	TYP <sup>(1)</sup>	LIMIT <sup>(2)</sup>	TYP <sup>(1)</sup>	LIMIT <sup>(2)</sup>	UNIT	
BW	Closed Loop	A <sub>V</sub> = +2	50		50		50			
	Bandwidth -3 dB	A <sub>V</sub> = +10	40		40		40			
		A <sub>V</sub> = −1	55	35	55	35	55	35	MHz min	
		A <sub>V</sub> = -10	35		35		35			
PBW	Power Bandwidth	$A_V = -1, V_O = 4 V_{PP}$	40		40		40			
SR	Slew Rate	$A_V = -1, V_O = \pm 2V,$ $R_L = 150\Omega^{(3)}$	500	375	500	375	500	375	V/µs min	
t <sub>s</sub>	Settling Time (0.1%)	$\begin{array}{l} A_{V} = -1,  V_{O} = \pm 2V \\ R_{L} = 150\Omega \end{array}$	50		50		50			
t <sub>r</sub> , t <sub>f</sub>	Rise and Fall Time	$V_{O} = 1 V_{PP}$	8.5		8.5		8.5		ns	
tp	Propagation Delay Time	$V_{O} = 1 V_{PP}$	8		8		8			
i <sub>n(+)</sub>	Non-Inverting Input Noise Current Density	f = 1 kHz	3		3		3		pA/√Hz	
i <sub>n(-)</sub>	Inverting Input Noise Current Density	f = 1 kHz	16		16		16		pA/√Hz	
en	Input Noise Voltage Density	f = 1 kHz	4		4		4		pA/√Hz	
	Second Harmonic Distortion	2 V <sub>PP</sub> , 10 MHz	-45		-45		-45		dDa	
	Third Harmonic Distortion	2 V <sub>PP</sub> , 10 MHz	-55		-55		-55		dBc	
	Differential Gain	$R_L$ = 150 Ω, $A_V$ = +2, NTSC	0.063%		0.063%		0.063%			
	Differential Phase	$R_L$ = 150 Ω, $A_V$ = +2, NTSC	0.16		0.16		0.16		Deg	

(1)


Typical values represent the most likely parametric norm. All limits ensured at room temperature (standard type face) or at operating temperature extremes (**bold face type**). Measured from +25% to +75% of output waveform. (2)

(3)




### 6.9 Typical Performance Characteristics

 $T_A = 25^{\circ}C$  unless otherwise noted





## **Typical Performance Characteristics (continued)**

 $T_A = 25^{\circ}C$  unless otherwise noted














## **Typical Performance Characteristics (continued)**

 $T_A = 25^{\circ}C$  unless otherwise noted













## **Typical Performance Characteristics (continued)**

 $T_A = 25^{\circ}C$  unless otherwise noted








LM6181

SNOS634C - MAY 1998-REVISED SEPTEMBER 2014





## **Typical Performance Characteristics (continued)**

 $T_A = 25^{\circ}C$  unless otherwise noted











































## 7 Typical Applications

#### 7.1 Current Feedback Topology

For a conventional voltage feedback amplifier the resulting small-signal bandwidth is inversely proportional to the desired gain to a first order approximation based on the gain-bandwidth concept. In contrast, the current feedback amplifier topology, such as the LM6181, transcends this limitation to offer a signal bandwidth that is relatively independent of the closed-loop gain. Figure 76 and Figure 77 illustrate that for closed loop gains of -1 and -5 the resulting pulse fidelity suggests quite similar bandwidths for both configurations.





Figure 76. Step Response, Av = -1V/V



Variation of Closed Loop Gain from -1 to -5 Yields Similar Responses





#### **Current Feedback Topology (continued)**

The closed-loop bandwidth of the LM6181 depends on the feedback resistance,  $R_f$ . Therefore,  $R_S$  and not  $R_f$ , must be varied to adjust for the desired closed-loop gain as in Figure 78.




Figure 78.  $R_{S}$  Is Adjusted to Obtain the Desired Closed Loop Gain,  $A_{VCL}$ 

#### 7.2 Power Supply Bypassing and Layout Considerations

A fundamental requirement for high-speed amplifier design is adequate bypassing of the power supply. It is critical to maintain a wideband low-impedance to ground at the amplifiers supply pins to insure the fidelity of high speed amplifier transient signals. 10  $\mu$ F tantalum and 0.1  $\mu$ F ceramic bypass capacitors are recommended for each supply pin. The bypass capacitors should be placed as close to the amplifier pins as possible (0.5" or less).

#### 7.3 Feedback Resistor Selection: R<sub>f</sub>

Selecting the feedback resistor,  $R_f$ , is a dominant factor in compensating the LM6181. For general applications the LM6181 will maintain specified performance with an 820 $\Omega$  feedback resistor. Although this value will provide good results for most applications, it may be advantageous to adjust this value slightly. Consider, for instance, the effect on pulse responses with two different configurations where both the closed-loop gains are 2 and the feedback resistors are 820 $\Omega$  and 1640 $\Omega$ , respectively. Figure 79 and Figure 80 illustrate the effect of increasing  $R_f$  while maintaining the same closed-loop gain—the amplifier bandwidth decreases. Accordingly, larger feedback resistors can be used to slow down the LM6181 (see -3 dB bandwidth vs  $R_f$ typical curves) and reduce overshoot in the time domain response. Conversely, smaller feedback resistance values than 820 $\Omega$  can be used to compensate for the reduction of bandwidth at high closed loop gains, due to 2nd order effects. For example Figure 81 illustrates reducing  $R_f$  to 500 $\Omega$  to establish the desired small signal response in an amplifier configured for a closed loop gain of 25.






Figure 79. Step Response with Rf = 820  $\Omega$ 

### Feedback Resistor Selection: R<sub>f</sub> (continued)



Increasing Compensation with Increasing  $\mathsf{R}_\mathsf{f}$ 





Closed Loop Gains,  $R_f = 500 \Omega$ 

#### 7.4 Slew Rate Considerations

The slew rate characteristics of current feedback amplifiers are different than traditional voltage feedback amplifiers. In voltage feedback amplifiers slew rate limiting or non-linear amplifier behavior is dominated by the finite availability of the 1st stage tail current charging the compensation capacitor. The slew rate of current feedback amplifiers, in contrast, is not constant. Transient current at the inverting input determines slew rate for both inverting and non-inverting gains. The non-inverting configuration slew rate is also determined by input stage limitations. Accordingly, variations of slew rates occur for different circuit topologies.



#### 7.5 Driving Capacitive Loads

The LM6181 can drive significantly larger capacitive loads than many current feedback amplifiers. Although the LM6181 can directly drive as much as 100 pF without oscillating, the resulting response will be a function of the feedback resistor value. Figure 83 illustrates the small-signal pulse response of the LM6181 while driving a 50 pF load. Ringing persists for approximately 70 ns. To achieve pulse responses with less ringing either the feedback resistor can be increased (see Figure 23, Figure 25, and Figure 26), or resistive isolation can be used (10  $\Omega$ –51  $\Omega$  typically works well). Either technique, however, results in lowering the system bandwidth.

Figure 85 illustrates the improvement obtained with using a  $47\Omega$  isolation resistor.






Figure 82. Cap Load Direct Drive





### **Driving Capacitive Loads (continued)**





Figure 84. Cap Load Drive with Isolation Resistor



 $R_f$  and  $R_S$  Could Be Increased to Maintain  $A_V$  = –1 and Improve Pulse Response Characteristics.

Figure 85. Resistive Isolation of  $C_L$  Provides Higher Fidelity Pulse Response



#### 7.6 Capacitive Feedback

For voltage feedback amplifiers it is quite common to place a small lead compensation capacitor in parallel with feedback resistance, R<sub>f</sub>. This compensation serves to reduce the amplifier's peaking in the frequency domain which equivalently tames the transient response. To limit the bandwidth of current feedback amplifiers, do not use a capacitor across R<sub>f</sub>. The dynamic impedance of capacitors in the feedback loop reduces the amplifier's stability. Instead, reduced peaking in the frequency response, and bandwidth limiting can be accomplished by adding an RC circuit, as illustrated in Figure 87.






Figure 86. Using RC on Input to Affect Frequency Response





(1)

LM6181

SNOS634C - MAY 1998 - REVISED SEPTEMBER 2014

TEXAS INSTRUMENTS

www.ti.com

### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Typical Application




Figure 88. LM6181 Simplified Schematic



#### **Typical Application (continued)**

#### 8.1.1 Typical Performance Characteristics

#### 8.1.1.1 Overdrive Recovery

When the output or input voltage range of a high speed amplifier is exceeded, the amplifier must recover from an overdrive condition. The typical recovery times for open-loop, closed-loop, and input common-mode voltage range overdrive conditions are illustrated in Figure 90, Figure 92, and Figure 93, respectively.

The open-loop circuit of Figure 89 generates an overdrive response by allowing the  $\pm 0.5$ V input to exceed the linear input range of the amplifier. Typical positive and negative overdrive recovery times shown in Figure 90 are 5 ns and 25 ns, respectively.




Figure 89. Open Loop Input Overdrive Test Circuit





Figure 90. Open-Loop Overdrive Recovery Time of 5 ns, and 25 ns from Test Circuit in Figure 89


Texas Instruments


www.ti.com

#### **Typical Application (continued)**

The large closed-loop gain configuration in Figure 91 forces the amplifier output into overdrive. Figure 92 displays the typical 30 ns recovery time to a linear output value.








Time of 30 ns from Exceeding Output Voltage Range from Circuit in Figure 91



#### **Typical Application (continued)**

The common-mode input of the circuit in Figure 91 is exceeded by a 5V pulse resulting in a typical recovery time of 310 ns shown in Figure 93. The LM6181 supply voltage is ±5V.



Exceeds the Common-Mode Range

#### TEXAS INSTRUMENTS

www.ti.com

# 9 Device and Documentation Support

## 9.1 Trademarks

VIP is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

## 9.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 9.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM6181IM-8	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 85	LM618 1IM8	
LM6181IM-8/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LM618 1IM8	Samples
LM6181IMX-8/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LM618 1IM8	Samples
LM6181IN/NOPB	ACTIVE	PDIP	Р	8	40	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	-40 to 85	LM6181IN	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



19-Mar-2015

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM6181IMX-8/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

11-Sep-2014



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM6181IMX-8/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated