

# CD54HC04, CD74HC04, CD54HCT04

Data sheet acquired from Harris Semiconductor SCHS117E

August 1997 - Revised June 2004

# **High-Speed CMOS Logic Hex Inverter**

#### **Features**

- · Buffered Inputs
- Typical Propagation Delay: 6ns at V<sub>CC</sub> = 5V,
   C<sub>L</sub> = 15pF, T<sub>A</sub> = 25°C
- Fanout (Over Temperature Range)
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2-V to 6-V Operation
  - High Noise Immunity: N<sub>IL</sub> = 30%, N<sub>IH</sub> = 30% of V<sub>CC</sub> at V<sub>CC</sub> = 5V
- HCT Types
  - 4.5-V to 5.5-V Operation
  - Direct LSTTL Input Logic Compatibility,
     V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility, I<sub>I</sub>  $\leq$  1 $\mu$ A at V<sub>OL</sub>, V<sub>OH</sub>

## Description

The CD54HC04, CD54HCT04, CD74HC04 and CD74HCT04 logic gates utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL gates, with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The 74HCT logic family functionally is pin compatible with the standard 74LS logic family.

#### Ordering Information

| PART NUMBER  | TEMP. RANGE<br>(°C) | PACKAGE      |
|--------------|---------------------|--------------|
| CD54HC04F3A  | -55 to 125          | 14 Ld CERDIP |
| CD54HCT04F3A | -55 to 125          | 14 Ld CERDIP |
| CD74HC04E    | -55 to 125          | 14 Ld PDIP   |
| CD74HC04M    | -55 to 125          | 14 Ld SOIC   |
| CD74HC04MT   | -55 to 125          | 14 Ld SOIC   |
| CD74HC04M96  | -55 to 125          | 14 Ld SOIC   |
| CD74HCT04E   | -55 to 125          | 14 Ld PDIP   |
| CD74HCT04M   | -55 to 125          | 14 Ld SOIC   |
| CD74HCT04MT  | -55 to 125          | 14 Ld SOIC   |
| CD74HCT04M96 | -55 to 125          | 14 Ld SOIC   |
| CD74HCT04PWR | -55 to 125          | 14 Ld TSSOP  |

NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel. The suffix T denotes a small-quantity reel of 250.


#### **Pinout**

CD54HC04, CD54HCT04 (CERDIP) CD74HC04 (PDIP, SOIC) CD74HCT04 (PDIP, SOIC, TSSOP) TOP VIEW

1A 1 14 V<sub>CC</sub>
1Y 2 13 6A
2A 3 12 6Y
2Y 4 11 5A
3A 5 10 5Y
3Y 6 9 4A
GND 7 8 4Y

# CD54HC04, CD74HC04, CD54HCT04, CD74HCT04

# Functional Diagram



**TRUTH TABLE** 

| INPUTS |    |  |  |  |  |  |  |  |  |  |
|--------|----|--|--|--|--|--|--|--|--|--|
| nA     | nY |  |  |  |  |  |  |  |  |  |
| L      | Н  |  |  |  |  |  |  |  |  |  |
| Н      | L  |  |  |  |  |  |  |  |  |  |

H = High Voltage Level, L = Low Voltage Level

# Logic Symbol



#### CD54HC04, CD74HC04, CD54HCT04, CD74HCT04

#### **Absolute Maximum Ratings**

#### DC Supply Voltage, V $_{CC}$ .....-0.5V to 7V DC Input Diode Current, I<sub>IK</sub> DC Output Diode Current, $I_{OK}$ DC Output Source or Sink Current per Output Pin, IO

#### **Thermal Information**

| Thermal Resistance (Typical, Note 1)                | $\theta_{JA}$ (°C/W)   |
|---|------------------------|
| E (PDIP) Package                                    | 80                     |
| M (SOIC) Package                                    | 86                     |
| PW (TSSOP) Package                                  |                        |
| Maximum Junction Temperature (Hermetic Package or D | ie) 175 <sup>0</sup> C |
| Maximum Junction Temperature (Plastic Package)      | 150 <sup>o</sup> C     |
| Maximum Storage Temperature Range69                 | 5°C to 150°C           |
| Maximum Lead Temperature (Soldering 10s)            | 300°C                  |
| (SOIC - Lead Tips Only)                             |                        |

#### **Operating Conditions**

| Temperature Range ( $T_A$ )55 $^{\circ}$ C to 125 $^{\circ}$ C |
|--|
| Supply Voltage Range, V <sub>CC</sub>                          |
| HC Types2V to 6V   |
| HCT Types  |
| DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub>    |
| Input Rise and Fall Time                                       |
| 2V   |
| 4.5V 500ns (Max)   |
| 6V 400ns (Max)   |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating, and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

#### **DC Electrical Specifications**

|                          |                 |                           | ST<br>ITIONS        |                     |      | 25°C |      | -40°C T | O +85°C | -55°C T | O 125°C |       |
|--------------------------|-----------------|---------------------------|---------------------|---------------------|------|------|------|---------|---------|---------|---------|-------|
| PARAMETER                | SYMBOL          | V <sub>I</sub> (V)        | I <sub>O</sub> (mA) | V <sub>CC</sub> (V) | MIN  | TYP  | MAX  | MIN     | MAX     | MIN     | MAX     | UNITS |
| HC TYPES                 |                 |                           |                     |                     |      |      |      |         |         |         |         |       |
| High Level Input         | V <sub>IH</sub> | -                         | -                   | 2                   | 1.5  | -    | -    | 1.5     | -       | 1.5     | -       | V     |
| Voltage                  |                 |                           |                     | 4.5                 | 3.15 | -    | -    | 3.15    | -       | 3.15    | -       | V     |
|                          |                 |                           |                     | 6                   | 4.2  | -    | -    | 4.2     | -       | 4.2     | -       | ٧     |
| Low Level Input          | V <sub>IL</sub> | -                         | -                   | 2                   | -    | -    | 0.5  | -       | 0.5     | -       | 0.5     | ٧     |
| Voltage                  |                 |                           |                     | 4.5                 | -    | -    | 1.35 | -       | 1.35    | -       | 1.35    | V     |
|                          |                 |                           |                     | 6                   | -    | -    | 1.8  | -       | 1.8     | -       | 1.8     | V     |
| High Level Output        | V <sub>OH</sub> | V <sub>IH</sub> or        | -0.02               | 2                   | 1.9  | -    | -    | 1.9     | -       | 1.9     | -       | ٧     |
| Voltage<br>CMOS Loads    |                 | V <sub>IL</sub>           | -0.02               | 4.5                 | 4.4  | -    | -    | 4.4     | -       | 4.4     | -       | ٧     |
|                          |                 |                           | -0.02               | 6                   | 5.9  | -    | -    | 5.9     | -       | 5.9     | -       | ٧     |
| High Level Output        |                 |                           | -                   | -                   | -    | -    | -    | -       | -       | -       | -       | ٧     |
| Voltage<br>TTL Loads     |                 |                           | -4                  | 4.5                 | 3.98 | -    | -    | 3.84    | -       | 3.7     | -       | ٧     |
|                          |                 |                           | -5.2                | 6                   | 5.48 | -    | -    | 5.34    | -       | 5.2     | -       | V     |
| Low Level Output         | V <sub>OL</sub> | V <sub>IH</sub> or        | 0.02                | 2                   | -    | -    | 0.1  | -       | 0.1     | -       | 0.1     | ٧     |
| Voltage<br>CMOS Loads    |                 | $V_{IL}$                  | 0.02                | 4.5                 | -    | -    | 0.1  | -       | 0.1     | -       | 0.1     | ٧     |
|                          |                 |                           | 0.02                | 6                   | -    | -    | 0.1  | -       | 0.1     | -       | 0.1     | ٧     |
| Low Level Output         |                 |                           | -                   | -                   | -    | -    | -    | -       | -       | -       | -       | ٧     |
| Voltage<br>TTL Loads     |                 |                           | 4                   | 4.5                 | -    | -    | 0.26 | -       | 0.33    | -       | 0.4     | V     |
|                          |                 |                           | 5.2                 | 6                   | -    | -    | 0.26 | -       | 0.33    | -       | 0.4     | V     |
| Input Leakage<br>Current | lı              | V <sub>CC</sub> or<br>GND | -                   | 6                   | -    | -    | ±0.1 | -       | ±1      | -       | ±1      | μΑ    |

# CD54HC04, CD74HC04, CD54HCT04, CD74HCT04

# DC Electrical Specifications (Continued)

|  |                              |                                       | TEST<br>CONDITIONS  |                     |      | 25°C |      | -40°C T | O +85°C | -55°C TO 125°C |     |       |
|--|------------------------------|---------------------------------------|---------------------|---------------------|------|------|------|---------|---------|----------------|-----|-------|
| PARAMETER  | SYMBOL                       | V <sub>I</sub> (V)                    | I <sub>O</sub> (mA) | V <sub>CC</sub> (V) | MIN  | TYP  | MAX  | MIN     | MAX     | MIN            | MAX | UNITS |
| Quiescent Device<br>Current  | Icc                          | V <sub>CC</sub> or<br>GND             | 0                   | 6                   | -    | -    | 2    | -       | 20      | -              | 40  | μА    |
| HCT TYPES  |                              |                                       |                     |                     |      |      |      |         |         |                |     |       |
| High Level Input<br>Voltage  | V <sub>IH</sub>              | -                                     | -                   | 4.5 to<br>5.5       | 2    | -    | -    | 2       | -       | 2              | -   | V     |
| Low Level Input<br>Voltage   | V <sub>IL</sub>              | -                                     | -                   | 4.5 to<br>5.5       | -    | -    | 0.8  | -       | 0.8     | -              | 0.8 | V     |
| High Level Output<br>Voltage<br>CMOS Loads                           | V <sub>OH</sub>              | V <sub>IH</sub> or<br>V <sub>IL</sub> | -0.02               | 4.5                 | 4.4  | -    | -    | 4.4     | -       | 4.4            | -   | V     |
| High Level Output<br>Voltage<br>TTL Loads                            |                              |                                       | -4                  | 4.5                 | 3.98 | -    | -    | 3.84    | -       | 3.7            | -   | V     |
| Low Level Output<br>Voltage<br>CMOS Loads                            | V <sub>OL</sub>              | V <sub>IH</sub> or<br>V <sub>IL</sub> | 0.02                | 4.5                 | -    | -    | 0.1  | -       | 0.1     | -              | 0.1 | V     |
| Low Level Output<br>Voltage<br>TTL Loads                             |                              |                                       | 4                   | 4.5                 | -    | -    | 0.26 | -       | 0.33    | -              | 0.4 | V     |
| Input Leakage<br>Current   | II                           | V <sub>CC</sub><br>and<br>GND         | 0                   | 5.5                 | -    |      | ±0.1 | -       | ±1      | -              | ±1  | μА    |
| Quiescent Device<br>Current  | Icc                          | V <sub>CC</sub> or<br>GND             | 0                   | 5.5                 | -    | -    | 2    | -       | 20      | -              | 40  | μА    |
| Additional Quiescent<br>Device Current Per<br>Input Pin: 1 Unit Load | ΔI <sub>CC</sub><br>(Note 2) | V <sub>CC</sub><br>- 2.1              | -                   | 4.5 to<br>5.5       | -    | 100  | 360  | -       | 450     | -              | 490 | μА    |

#### NOTE:

#### **HCT Input Loading Table**

| INPUT | UNIT LOADS |
|-------|------------|
| nB    | 1.2        |

NOTE: Unit Load is  $\Delta I_{CC}$  limit specified in DC Electrical Specifications table, e.g. 360 $\mu A$  max at 25°C.

# Switching Specifications Input $t_{\Gamma}$ , $t_{f}$ = 6ns

|  |                                     | TEST                  | v <sub>cc</sub> | 25°C |     |     | -40°C TO 85°C |     | -55°C TO 125°C |     |       |
|--|-------------------------------------|-----------------------|-----------------|------|-----|-----|---------------|-----|----------------|-----|-------|
| PARAMETER                                    | SYMBOL                              | CONDITIONS            | (V)             | MIN  | TYP | MAX | MIN           | MAX | MIN            | MAX | UNITS |
| HC TYPES                                     |                                     |                       |                 |      |     |     |               |     |                |     |       |
| Propagation Delay,                           | t <sub>PLH</sub> , t <sub>PHL</sub> | C <sub>L</sub> = 50pF | 2               | -    | -   | 85  | -             | 105 | -              | 130 | ns    |
| Input to Output (Figure 1)                   |                                     |                       | 4.5             | -    | -   | 17  | -             | 21  | -              | 26  | ns    |
|  |                                     |                       | 6               | -    | -   | 14  | -             | 18  | -              | 22  | ns    |
| Propagation Delay, Data Input to<br>Output Y | t <sub>PLH</sub> , t <sub>PHL</sub> | C <sub>L</sub> = 15pF | 5               | -    | 6   | -   | -             | -   | -              | -   | ns    |

<sup>2.</sup> For dual-supply systems, theoretical worst case ( $V_I = 2.4V$ ,  $V_{CC} = 5.5V$ ) specification is 1.8mA.

# CD54HC04, CD74HC04, CD54HTC04, CD74HCT04

# Switching Specifications Input $t_r$ , $t_f = 6ns$ (Continued)

|   |                                     | TEST                  | v <sub>cc</sub> |     | 25°C |     | -40°C T | O 85°C | -55°C T | O 125 <sup>0</sup> C |       |
|---|-------------------------------------|-----------------------|-----------------|-----|------|-----|---------|--------|---------|----------------------|-------|
| PARAMETER                                     | SYMBOL                              | CONDITIONS            | (V)             | MIN | TYP  | MAX | MIN     | MAX    | MIN     | MAX                  | UNITS |
| Transition Times (Figure 1)                   | t <sub>TLH</sub> , t <sub>THL</sub> | C <sub>L</sub> = 50pF | 2               | -   | -    | 75  | -       | 95     | 18      | 110                  | ns    |
|   |                                     |                       | 4.5             | -   | -    | 15  | -       | 19     | -       | 22                   | ns    |
|   |                                     |                       | 6               | -   | -    | 13  | -       | 16     | -       | 19                   | ns    |
| Input Capacitance                             | C <sub>I</sub>                      | -                     | -               | -   | -    | 10  | -       | 10     | -       | 10                   | pF    |
| Power Dissipation Capacitance (Notes 3, 4)    | C <sub>PD</sub>                     | -                     | 5               | -   | 21   | -   | -       | -      | -       | -                    | pF    |
| HCT TYPES                                     |                                     |                       |                 |     |      |     |         |        |         |                      |       |
| Propagation Delay, Input to Output (Figure 2) | t <sub>PLH</sub> , t <sub>PHL</sub> | C <sub>L</sub> = 50pF | 4.5             | -   | -    | 19  | -       | 24     | -       | 29                   | ns    |
| Propagation Delay, Data Input to<br>Output Y  | t <sub>PLH</sub> , t <sub>PHL</sub> | C <sub>L</sub> = 15pF | 5               | -   | 7    | -   | -       | -      | -       | -                    | ns    |
| Transition Times (Figure 2)                   | t <sub>TLH</sub> , t <sub>THL</sub> | C <sub>L</sub> = 50pF | 4.5             | -   | -    | 15  | -       | 19     | -       | 22                   | ns    |
| Input Capacitance                             | C <sub>I</sub>                      | -                     | -               | -   | -    | 10  | -       | 10     | -       | 10                   | pF    |
| Power Dissipation Capacitance (Notes 3, 4)    | C <sub>PD</sub>                     | -                     | 5               | -   | 24   | -   | -       | -      | -       | -                    | pF    |

#### NOTES:

- 3.  $\ensuremath{C_{\text{PD}}}$  is used to determine the dynamic power consumption, per gate.
- 4.  $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$  where  $f_i$  = input frequency,  $C_L$  = output load capacitance,  $V_{CC}$  = supply voltage.

#### Test Circuits and Waveforms




FIGURE 1. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC




FIGURE 2. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC





7-Nov-2014

#### **PACKAGING INFORMATION**

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Device Marking                 | Samples |
|------------------|--------|--------------|---------|------|---------|----------------------------|------------------|--------------------|--------------|--------------------------------|---------|
|                  | (1)    |              | Drawing |      | Qty     | (2)                        | (6)              | (3)                |              | (4/5)                          |         |
| CD54HC04F        | ACTIVE | CDIP         | J       | 14   | 1       | TBD                        | A42              | N / A for Pkg Type | -55 to 125   | CD54HC04F                      | Samples |
| CD54HC04F3A      | ACTIVE | CDIP         | J       | 14   | 1       | TBD                        | A42              | N / A for Pkg Type | -55 to 125   | 8409801CA<br>CD54HC04F3A       | Samples |
| CD54HCT04F       | ACTIVE | CDIP         | J       | 14   | 1       | TBD                        | A42              | N / A for Pkg Type | -55 to 125   | CD54HCT04F                     | Samples |
| CD54HCT04F3A     | ACTIVE | CDIP         | J       | 14   | 1       | TBD                        | A42              | N / A for Pkg Type | -55 to 125   | 5962-8974701CA<br>CD54HCT04F3A | Samples |
| CD74HC04E        | ACTIVE | PDIP         | N       | 14   | 25      | Pb-Free<br>(RoHS)          | CU NIPDAU        | N / A for Pkg Type | -55 to 125   | CD74HC04E                      | Samples |
| CD74HC04EE4      | ACTIVE | PDIP         | N       | 14   | 25      | Pb-Free<br>(RoHS)          | CU NIPDAU        | N / A for Pkg Type | -55 to 125   | CD74HC04E                      | Samples |
| CD74HC04M        | ACTIVE | SOIC         | D       | 14   | 50      | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -55 to 125   | HC04M                          | Samples |
| CD74HC04M96      | ACTIVE | SOIC         | D       | 14   | 2500    | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -55 to 125   | HC04M                          | Samples |
| CD74HC04M96E4    | ACTIVE | SOIC         | D       | 14   | 2500    | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -55 to 125   | HC04M                          | Samples |
| CD74HC04M96G4    | ACTIVE | SOIC         | D       | 14   |         | TBD                        | Call TI          | Call TI            | -55 to 125   |                                | Samples |
| CD74HC04ME4      | ACTIVE | SOIC         | D       | 14   | 50      | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -55 to 125   | HC04M                          | Samples |
| CD74HC04MT       | ACTIVE | SOIC         | D       | 14   | 250     | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -55 to 125   | HC04M                          | Samples |
| CD74HCT04E       | ACTIVE | PDIP         | N       | 14   | 25      | Pb-Free<br>(RoHS)          | CU NIPDAU        | N / A for Pkg Type | -55 to 125   | CD74HCT04E                     | Samples |
| CD74HCT04M       | ACTIVE | SOIC         | D       | 14   | 50      | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -55 to 125   | HCT04M                         | Samples |
| CD74HCT04M96     | ACTIVE | SOIC         | D       | 14   | 2500    | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -55 to 125   | HCT04M                         | Samples |
| CD74HCT04M96G4   | ACTIVE | SOIC         | D       | 14   | 2500    | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -55 to 125   | HCT04M                         | Samples |
| CD74HCT04ME4     | ACTIVE | SOIC         | D       | 14   | 50      | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -55 to 125   | HCT04M                         | Samples |



## **PACKAGE OPTION ADDENDUM**

7-Nov-2014

| Orderable Device | Status | Package Type | _       | Pins | _    | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|------|----------------------------|------------------|--------------------|--------------|----------------|---------|
|                  | (1)    |              | Drawing |      | Qty  | (2)                        | (6)              | (3)                |              | (4/5)          |         |
| CD74HCT04MT      | ACTIVE | SOIC         | D       | 14   | 250  | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -55 to 125   | HCT04M         | Samples |
| CD74HCT04PWR     | ACTIVE | TSSOP        | PW      | 14   | 2000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -55 to 125   | HK04           | Samples |
| CD74HCT04PWRG4   | ACTIVE | TSSOP        | PW      | 14   | 2000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -55 to 125   | HK04           | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

7-Nov-2014

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD54HC04, CD54HCT04, CD74HC04, CD74HCT04:

Catalog: CD74HC04, CD74HCT04

Military: CD54HC04, CD54HCT04

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 31-May-2013

## TAPE AND REEL INFORMATION





| Α0 | Dimension designed to accommodate the component width     |
|----|---|
|    | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device       | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|--------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| CD74HC04M96  | SOIC            | D                  | 14 | 2500 | 330.0                    | 16.4                     | 6.5        | 9.0        | 2.1        | 8.0        | 16.0      | Q1               |
| CD74HC04M96  | SOIC            | D                  | 14 | 2500 | 330.0                    | 16.4                     | 6.5        | 9.0        | 2.1        | 8.0        | 16.0      | Q1               |
| CD74HC04MT   | SOIC            | D                  | 14 | 250  | 330.0                    | 16.4                     | 6.5        | 9.0        | 2.1        | 8.0        | 16.0      | Q1               |
| CD74HCT04M96 | SOIC            | D                  | 14 | 2500 | 330.0                    | 16.4                     | 6.5        | 9.0        | 2.1        | 8.0        | 16.0      | Q1               |
| CD74HCT04M96 | SOIC            | D                  | 14 | 2500 | 330.0                    | 16.4                     | 6.5        | 9.0        | 2.1        | 8.0        | 16.0      | Q1               |
| CD74HCT04MT  | SOIC            | D                  | 14 | 250  | 330.0                    | 16.4                     | 6.5        | 9.0        | 2.1        | 8.0        | 16.0      | Q1               |
| CD74HCT04PWR | TSSOP           | PW                 | 14 | 2000 | 330.0                    | 12.4                     | 6.9        | 5.6        | 1.6        | 8.0        | 12.0      | Q1               |

www.ti.com 31-May-2013



\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CD74HC04M96  | SOIC         | D               | 14   | 2500 | 333.2       | 345.9      | 28.6        |
| CD74HC04M96  | SOIC         | D               | 14   | 2500 | 367.0       | 367.0      | 38.0        |
| CD74HC04MT   | SOIC         | D               | 14   | 250  | 367.0       | 367.0      | 38.0        |
| CD74HCT04M96 | SOIC         | D               | 14   | 2500 | 333.2       | 345.9      | 28.6        |
| CD74HCT04M96 | SOIC         | D               | 14   | 2500 | 367.0       | 367.0      | 38.0        |
| CD74HCT04MT  | SOIC         | D               | 14   | 250  | 367.0       | 367.0      | 38.0        |
| CD74HCT04PWR | TSSOP        | PW              | 14   | 2000 | 367.0       | 367.0      | 35.0        |

## 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# D (R-PDSO-G14)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity